A novel source material engineered double gate tunnel field effect transistor for radio frequency integrated circuit applications

被引:12
|
作者
Dassi, Minaxi [1 ]
Madan, Jaya [2 ]
Pandey, Rahul [2 ]
Sharma, Rajnish [2 ]
机构
[1] Chitkara Univ, Sch Engn & Technol, Solan, Himachal Prades, India
[2] Chitkara Univ, Inst Engn & Technol, VLSI Ctr Excellence, Rajpura, Punjab, India
关键词
source material engineering; staggered type-II heterojunction; magnesium silicide; power gains; admittance parameters; linearity and distortion; tunnel field effect transistor; INTERFACE-TRAP CHARGES; PERFORMANCE; FET; TFET; MG2SI; OPTIMIZATION; SUBTHRESHOLD; DESIGN; IMPACT; GROWTH;
D O I
10.1088/1361-6641/abaa5b
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Tunnel field effect transistors (TFETs) have proved their potential for many possible electronic circuit applications. However, with the variety of TFET structures being worked upon it has been an unresolved challenge to optimize them for the applications to which they are best suited. In this paper we present a detailed comparative analysis of the linearity distortion and the radiofrequency (RF) performance parameters of a proposed heterojunction Mg2Si source double gate TFET (HMSDG-TFET) and a conventional homojunction Si source DG-TFET (SSDG-TFET). A source material engineering scheme is utilized to implement a staggered type 2 heterojunction at the source-channel junction by replacing the source material with Mg2Si (a low band gap material) to enhance the ON current (2.5 x 10(-4)A mu m(-1)), reduce the threshold voltage (0.26 V) and achieve a steeper subthreshold swing (10.05 mV decade(-1)). For linearity and distortion analysis, the figure of merit (FOM)-like higher-order transconductances, second- and third-order voltage intercepts, third-order intercept point, third-order intermodulation distortion, zero crossover point, 1 dB compression point, second-order harmonic distortion, third order harmonic distortion and total harmonic distortion have been examined. To portray the possible application of devices under consideration for RF integrated circuit applications, both structures are investigated for RF FOMs such as power gains,cutoff frequency (f(T)), maximum oscillation frequency (F-max) and admittance parameters. Investigations carried out using a Silvaco ATLAS device simulator tool revealed that with f(T)approximately three orders higher (0.49 THz) andF(max)approximately two orders higher (0.9 THz) than that of a SSDG-TFET, the HMSDG-TFET is an appropriate candidate for use in high-frequency, high-linearity, low-distortion and low-power analog/RF applications.
引用
收藏
页数:12
相关论文
共 50 条
  • [1] A novel source material engineered double gate tunnel field effect transistor for radio frequency integrated circuit applications (vol 35, 105013, 2020)
    Dassi, Minaxi
    Madan, Jaya
    Pandey, Rahul
    Sharma, Rajnish
    SEMICONDUCTOR SCIENCE AND TECHNOLOGY, 2020, 35 (12)
  • [2] TCAD Simulation Study of Source and Gate Material-Engineered Double Gate Tunnel Field Effect Transistor
    Nayana, G. H.
    Sharma, Sanjeev
    2021 IEEE 3RD PHD COLLOQUIUM ON ETHICALLY DRIVEN INNOVATION AND TECHNOLOGY FOR SOCIETY (PHD EDITS), 2021,
  • [3] High-Frequency Performance Characteristics of the Double-Gate Schottky Barrier Tunnel Field Effect Transistor in Analog and Radio-Frequency Applications
    Shalini, V.
    Kumar, Prashanth
    ECS JOURNAL OF SOLID STATE SCIENCE AND TECHNOLOGY, 2023, 12 (09)
  • [4] An Analytical Modeling and Simulation of Dual Material Double Gate Tunnel Field Effect Transistor for Low Power Applications
    Samuel, T. S. Arun
    Balamurugan, N. B.
    JOURNAL OF ELECTRICAL ENGINEERING & TECHNOLOGY, 2014, 9 (01) : 247 - 253
  • [5] Phosphorene source engineered stacked metal gate tunnel field effect transistor with enhanced scaling
    Kumar, Mirgender
    Seong, Kwang-Su
    Park, Si-Hyun
    SUPERLATTICES AND MICROSTRUCTURES, 2018, 124 : 52 - 61
  • [6] DC and analogue/radio frequency performance optimisation of heterojunction double-gate tunnel field-effect transistor
    Ahish, Shylendra
    Sharma, Dheeraj
    Kumar, Yernad Balachandra Nithin
    Vasantha, Moodabettu Harishchandra
    MICRO & NANO LETTERS, 2016, 11 (08): : 407 - 411
  • [7] Device and circuit level performance analysis of novel InAs/Si heterojunction double gate tunnel field effect transistor
    Ahish, S.
    Sharma, Dheeraj
    Vasantha, M. H.
    Kumar, Y. B. N.
    SUPERLATTICES AND MICROSTRUCTURES, 2016, 94 : 119 - 130
  • [8] Dual material gate junctionless tunnel field effect transistor
    Punyasloka Bal
    Bahniman Ghosh
    Partha Mondal
    M. W. Akram
    Ball Mukund Mani Tripathi
    Journal of Computational Electronics, 2014, 13 : 230 - 234
  • [9] Dual material gate junctionless tunnel field effect transistor
    Bal, Punyasloka
    Ghosh, Bahniman
    Mondal, Partha
    Akram, M. W.
    Tripathi, Ball Mukund Mani
    JOURNAL OF COMPUTATIONAL ELECTRONICS, 2014, 13 (01) : 230 - 234
  • [10] A novel gate engineered L-shaped dopingless tunnel field-effect transistor
    Cong Li
    Jiamin Guo
    Haofeng Jiang
    Hailong You
    Weifeng Liu
    Yiqi Zhuang
    Applied Physics A, 2020, 126