Optimal Design Method for Chip-Area-Efficient CMOS Low-Dropout Regulator

被引：0

作者：

Ikeda, Sho ^{[1
]}

Ito, Hiroyuki ^{[1
]}

Ishihara, Noboru ^{[1
]}

Masu, Kazuya ^{[1
]}

机构：

[1] Tokyo Inst Technol, Solut Res Lab, Midori Ku, Yokohama, Kanagawa 2268503, Japan

来源：

2012 IEEE ASIA PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS (APCCAS) | 2012年

关键词：

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

This paper proposes a design method to minimize area of a CMOS low-dropout regulator (LDO) numerically. The new estimation technique for the value of the output voltage ripple under rapid load-current changes is derived, and thus the design procedure to minimize the chip area of the LDO is clarified. To verify the proposed method, the small-area LDO was designed by applying the proposed technique and fabricated in 65nm CMOS process. Measurement result shows the value of the output voltage ripple was suppressed less than 50mV when load current changes from 0 to 30mA in 1 mu s at 1.2V output voltage with 1.8V power supply. And the LDO could be implemented with small chip area of 100 mu m x 100 mu m. The quiescent power consumption was 472 mu W.

引用

页码：332 / 335

页数：4

共 50 条

[41] A CMOS fast transient response low-dropout regulator with a compact NMOS output driver
Boas, Andre V.
Haddad, Sandro P.
Dias, Jose A. Siqueira
[J]. MICROELECTRONICS JOURNAL, 2014, 45 (03) : 272 - 276
[42] A Novel Adaptive CMOS Low-dropout Regulator with 3A Sink/Source Capability
Yang, Yan
Wang, Qi
Wang, Yu
Fu, Liyin
Huo, Zongliang
[J]. PROCEEDINGS OF 2015 IEEE 11TH INTERNATIONAL CONFERENCE ON ASIC (ASICON), 2015,
[43] Design of CMOS Low-Dropout Voltage Regulator for Power Management Integrated Circuit in 0.18-μm Technology
Murad, S. A. Z.
Harun, A.
Isa, M. N. M.
Mohyar, S. N.
Sapawi, R.
Karim, J.
[J]. 2ND INTERNATIONAL CONFERENCE ON APPLIED PHOTONICS AND ELECTRONICS 2019 (INCAPE 2019), 2020, 2203
[44] PSRR-enhanced low-dropout regulator
Huang, W. -J.
Liu, S. -I.
[J]. ELECTRONICS LETTERS, 2011, 47 (01) : 17 - U32
[45] A Sub-1V Low-Dropout Regulator with an On-chip Voltage Reference
Huang, Wei-Jen
Liu, Shen-Iuan
[J]. 2008 IEEE ASIAN SOLID-STATE CIRCUITS CONFERENCE, 2008, : 165 - +
[46] A Full On-chip Low-dropout Linear Regulator with Enhanced Line, Load Regulation
Ma, H. F.
Zhou, F.
[J]. EDSSC: 2008 IEEE INTERNATIONAL CONFERENCE ON ELECTRON DEVICES AND SOLID-STATE CIRCUITS, 2008, : 9 - 12
[47] Fractional Order Low-Dropout Voltage Regulator
Rocke, Sean
Ramlal, Craig
Singh, Arvind
[J]. 2016 8TH INTERNATIONAL CONFERENCE ON COMPUTATIONAL INTELLIGENCE AND COMMUNICATION NETWORKS (CICN), 2016, : 87 - 90
[48] Design of a tunable temperature coefficient voltage reference with low-dropout voltage regulator in 180-nm CMOS technology
Osmanovic, David
Skeledzija, Ivan
Spoljaric, Kresimir
Tomic, Domagoj
Mikulic, Josip
Schatzberger, Gregor
Fellner, Johannes
Baric, Adrijan
[J]. 2020 43RD INTERNATIONAL CONVENTION ON INFORMATION, COMMUNICATION AND ELECTRONIC TECHNOLOGY (MIPRO 2020), 2020, : 93 - 98
[49] Design and Implementation of a Sliding-Mode Controller for Low-Dropout/Linear Regulator
Bagheri, Javad
Saberkari, Alireza
Khorgami, Omid
Alarcon-Cot, Eduard
[J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2018, 65 (12) : 1889 - 1893
[50] A low-voltage CMOS low-dropout regulator with novel capacitor-multiplier frequency compensation
Yan, Zushu
Shen, Liangguo
Zhao, Yuanfu
Yue, Suge
[J]. PROCEEDINGS OF 2008 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-10, 2008, : 2685 - +

← 1 2 3 4 5 →