Manufacturability of low power CMOS technology solutions

被引：0

作者：

Strojwas, AJ ^{[1
]}

Quarantelli, M ^{[1
]}

Borel, J ^{[1
]}

Guardiani, C ^{[1
]}

Nicollini, G ^{[1
]}

Crisenza, G ^{[1
]}

Franzini, B ^{[1
]}

Wiart, J ^{[1
]}

机构：

[1] CARNEGIE MELLON UNIV,DEPT ELECT & COMP ENGN,PITTSBURGH,PA 15213

来源：

1996 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN - DIGEST OF TECHNICAL PAPERS | 1996年

关键词：

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

引用

页码：225 / 232

页数：8

共 50 条

[1] Extended 90 nm CMOS technology with high manufacturability for high-performance, low-power, RF/analog applications
Takao, Y
Nakai, S
Horiguchi, N
FUJITSU SCIENTIFIC & TECHNICAL JOURNAL, 2003, 39 (01): : 32 - 39
[2] TFSOI CMOS technology for low power applications
Racanelli, M
Huang, WM
Shin, HC
Foerstner, J
Ford, J
Park, H
Cheng, S
Wetteroth, T
Hong, S
Shin, H
Wilson, SR
PROCEEDINGS OF THE SEVENTH INTERNATIONAL SYMPOSIUM ON SILICON-ON-INSULATOR TECHNOLOGY AND DEVICES, 1996, 96 (03): : 422 - 431
[3] Low Power CMOS Inverter in Nanometer Technology
Gatkal, Rudraksh
Mali, Swapnil G.
2016 INTERNATIONAL CONFERENCE ON COMMUNICATION AND SIGNAL PROCESSING (ICCSP), VOL. 1, 2016, : 1982 - 1986
[4] Low power CMOS technology in programmable logic
Hamid, M
ELECTRONIC ENGINEERING DESIGN, 2002, 74 (903): : 37 - 38
[5] Low power CMOS technology in programmable logic
Hamid, Mamoon
Electronic Engineering (London), 2002, 74 (903): : 37 - 38
[6] Design-for-Manufacturability for Nano-Scale CMOS Technology
Li, Yongfu
2023 IEEE ASIA PACIFIC CONFERENCE ON POSTGRADUATE RESEARCH IN MICROELECTRONICS AND ELECTRONICS, PRIMEASIA 2023, 2024, : XVI - XVI
[7] CMOS device technology for ultra low power LSIs
Kakimoto, S.
Kotaki, H.
Shibata, A.
Nakano, M.
Adachi, K.
Sato, Y.
Ohta, K.
Shapu Giho/Sharp Technical Journal, 2001, (79): : 16 - 21
[8] A Wideband Low Power Low-Noise Amplifier in CMOS Technology
Meaamar, Ali
Boon, Chirn Chye
Yeo, Kiat Seng
Do, Manh Anh
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2010, 57 (04) : 773 - 782
[9] The Design of Ultra Low Power CMOS CGLNA in Nanometer Technology
Kavyashree, P.
Yellampalli, Siva S.
2014 FIFTH INTERNATIONAL SYMPOSIUM ON ELECTRONIC SYSTEM DESIGN (ISED), 2014, : 15 - 19
[10] 65nm CMOS technology for low power applications
Steegen, A
Mo, R
Sun, RMMC
Eller, M
Leake, G
Vietzke, D
Tilke, A
Guarin, F
Fischer, A
Pompl, T
Massey, G
Vayshenker, A
Tan, WL
Ebert, A
Lin, W
Gao, W
Lian, J
Kim, JP
Wrschka, P
Yang, JH
Ajmera, A
Knoefler, R
Teh, YW
Jamin, F
Park, JE
Hooper, K
Griffin, C
Nguyen, P
Klee, V
Ku, V
Baiocco, C
Johnson, G
Tai, L
Benedict, J
Scheer, S
Zhuang, H
Ramanchandran, V
Matusiewicz, G
Lin, YH
Siew, YK
Zhang, F
Leong, LS
Liewl, SL
Park, KC
Lee, KW
Hong, DH
Choi, SM
Kaltalioglu, E
Kim, SO
Naujok, M
IEEE INTERNATIONAL ELECTRON DEVICES MEETING 2005, TECHNICAL DIGEST, 2005, : 69 - 72

← 1 2 3 4 5 →