LFSR Based Low Complexity Montgomery Multiplier in GF(2m) for A Class of Fields

被引:0
|
作者
Mahmoud, Walid M. [1 ]
Liu, Bingxin [1 ]
Asif, Raqib A. [1 ]
Wu, Huapeng [1 ]
机构
[1] Univ Windsor, Dept Elect & Comp Engn, Windsor, ON N9B 3P4, Canada
关键词
D O I
暂无
中图分类号
TP301 [理论、方法];
学科分类号
081202 ;
摘要
Montgomery multiplication (MM) in GF(2(m)) is a popular technique to speedup network security protocols such like digital signature provided by elliptic curve cryptography (ECC) and key distribution supported by ECC or Diffie-Hellman. MM in GF(2(m)) is defined as ABr(-1) mod f(x), where f(x) is the irreducible polynomial of degree m and r is a fixed element in the field. In this paper, a low complexity Montgomery multiplier in GF(2(m)) using Linear Feedback Shift Registers (LFSR) is proposed for the class of fields generated with an irreducible all-one polynomial. The latency of the proposed architecture is shown to be lower than the best among existing works found in the literature. Furthermore, highly regular architecture in LFSR and available LFSR based low power techniques make our proposal more attractive than non-LFSR architectures. On the other hand, the constraint of the new multiplier is that it will not have speed advantage when the system clock rate is higher than 2GHz.
引用
收藏
页数:4
相关论文
共 50 条
  • [1] Low Complexity LFSR Based Bit-Serial Montgomery Multiplier in GF(2m)
    Wu, Huapeng
    [J]. 2013 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2013, : 1962 - 1965
  • [2] Scalable montgomery multiplier for finite fields GF(p) and GF(2m)
    Kim, Tae Ho
    Kim, Sang Chul
    Kim, Chang Hoon
    Hong, Chun Pyo
    [J]. DELTA 2008: FOURTH IEEE INTERNATIONAL SYMPOSIUM ON ELECTRONIC DESIGN, TEST AND APPLICATIONS, PROCEEDINGS, 2008, : 458 - +
  • [3] Montgomery multiplier and squarer in GF(2m)
    Wu, HP
    [J]. CRYPTOGRAPHIC HARDWARE AND EMBEDDED SYSTEMS-CHES 2000, PROCEEDINGS, 2001, 1965 : 264 - 276
  • [4] Low Complexity Digit Serial Systolic Montgomery Multipliers for Special Class of GF(2m)
    Talapatra, Somsubhra
    Rahaman, Hafizur
    Mathew, Jimson
    [J]. IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2010, 18 (05) : 847 - 852
  • [5] Low complexity multiplexer-based parallel multiplier of GF(2m)
    Byun, GY
    Kim, HS
    [J]. IEICE TRANSACTIONS ON INFORMATION AND SYSTEMS, 2003, E86D (12) : 2684 - 2690
  • [6] Low Latency Systolic Montgomery Multiplier for Finite Field GF(2m) Based on Pentanomials
    Xie, Jiafeng
    He, Jian Jun
    Meher, Pramod Kumar
    [J]. IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2013, 21 (02) : 385 - 389
  • [7] An FPGA implementation of a Montgomery multiplier over GF(2M)
    Mentens, N
    Örs, SB
    Preneel, B
    Vandewalle, J
    [J]. COMPUTING AND INFORMATICS, 2004, 23 (5-6) : 487 - 499
  • [8] Reduced complexity polynomial multiplier architecture for finite fields GF(2m)
    Choi, Se-Hyu
    Lee, Keon-Jik
    [J]. IEICE ELECTRONICS EXPRESS, 2017, 14 (17):
  • [9] Area/performance trade-off analysis of an FPGA digit-serial GF(2m) Montgomery multiplier based on LFSR
    Morales-Sandoval, M.
    Feregrino-Uribe, C.
    Kitsos, P.
    Cumplido, R.
    [J]. COMPUTERS & ELECTRICAL ENGINEERING, 2013, 39 (02) : 542 - 549
  • [10] A semi-systolic Montgomery multiplier over GF(2m)
    Kim, Kee-Won
    Jeon, Jun-Cheol
    [J]. IEICE ELECTRONICS EXPRESS, 2015, 12 (21):