25-nm p-channel vertical MOSFET's with SiGeC source-drains

被引：32

作者：

Yang, M ^{[1
]}

Chang, CL ^{[1
]}

Carroll, M ^{[1
]}

Sturm, JC ^{[1
]}

机构：

[1] Princeton Univ, Dept Elect Engn, Princeton, NJ 08544 USA

来源：

IEEE ELECTRON DEVICE LETTERS | 1999年 / 20卷 / 06期

关键词：

D O I：

10.1109/55.767105

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

The scaling of vertical p-channel MOSFET's with the source and drain doped with boron during low temperature epitaxy is limited by the diffusion of boron during subsequent side wall gate oxidation. By introducing thin SiGeC layers in the source and drain regions, this diffusion has been suppressed, enabling for the first time the scaling of vertical p-channel MOSFET's to under 100 nm in channel length to be realized. Device operation with a channel length down to 25 nm has been achieved.

引用

页码：301 / 303

页数：3

共 50 条

[1] A 25-nm MOSFET with an electrically induced source/drain
Chang, S
Han, S
Shin, H
Lee, J
JOURNAL OF THE KOREAN PHYSICAL SOCIETY, 2000, 37 (06) : 902 - 906
[2] Scaling considerations for MOSFET devices with 25-nm channel lengths
Saha, S
CHALLENGES IN PROCESS INTEGRATION AND DEVICE TECHNOLOGY, 2000, 4181 : 210 - 219
[3] Double-gate MOSFET demonstrates 25-nm thick channel
不详
SOLID STATE TECHNOLOGY, 1998, 41 (03) : 24 - +
[4] Ensemble Monte Carlo study of channel quantization in a 25-nm n-MOSFET
Williams, SC
Kim, KW
Holton, WC
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2000, 47 (10) : 1864 - 1872
[5] 19GHz vertical Si p-channel MOSFET
Moers, J
Klaes, D
Tönnesmann, A
Vescan, L
Wickenhäuser, S
Marso, M
Kordos, P
Lüth, H
ELECTRONICS LETTERS, 1999, 35 (03) : 239 - 240
[6] Influence of halo and source/drain implant variations on the drive current in p-channel vertical double gate MOSFET
Kaharudin, K. E.
Salehuddin, F.
Zain, A. S. M.
Aziz, M. N. I. A.
PROCEEDINGS OF MECHANICAL ENGINEERING RESEARCH DAY 2016, 2016, : 33 - 34
[7] A Lateral Power p-Channel Trench MOSFET Improved by Variation Vertical Doping
Cheng, Junji
Wu, Shiying
Yi, Bo
Huang, Haimeng
Wang, Zhiming
Zhang, Guoyi
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2021, 68 (04) : 2138 - 2141
[8] 150nm-gate p-channel MOSFET fabrication using laser annealing
Tsukamoto, H
ELECTRONICS LETTERS, 1998, 34 (04) : 401 - 403
[9] A study on channel design for 0.1 mu m buried p-channel MOSFET's
Shamarao, P
Ozturk, MC
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1996, 43 (11) : 1942 - 1949
[10] Hot carrier emission from 50 nm n- and p-channel MOSFET devices
Rowlette, JA
Varner, EB
Seidel, S
Bailon, M
2003 IEEE LEOS ANNUAL MEETING CONFERENCE PROCEEDINGS, VOLS 1 AND 2, 2003, : 740 - 741

← 1 2 3 4 5 →