共 50 条
- [2] Taguchi design of experiment for wafer bumping by stencil printing [J]. IEEE TRANSACTIONS ON ELECTRONICS PACKAGING MANUFACTURING, 2000, 23 (03): : 219 - 225
- [3] Taguchi design of experiment for wafer bumping by stencil printing [J]. 50TH ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE - 2000 PROCEEDINGS, 2000, : 1705 - 1711
- [4] Stencil printing holds high promise for wafer bumping [J]. 2000 INTERNATIONAL SYMPOSIUM ON MICROELECTRONICS, 2000, 4339 : 454 - 459
- [5] Stencil printing technology for wafer level bumping at sub-100 micron pitch using Pb-free alloys [J]. 55TH ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE, VOLS 1 AND 2, 2005 PROCEEDINGS, 2005, : 848 - 854
- [6] Solder paste printing and stencil design considerations for wafer bumping [J]. 29TH INTERNATIONAL ELECTRONICS MANUFACTURING TECHNOLOGY SYMPOSIUM, 2004, : 229 - 237
- [7] Characterization of Stencil Printing Parameters for Fine Pitch Wafer Bumping [J]. 2014 15TH INTERNATIONAL CONFERENCE ON ELECTRONIC PACKAGING TECHNOLOGY (ICEPT), 2014, : 80 - 85
- [8] Wafer Level Bumping Technology for High Voltage LED Packaging [J]. 2015 10TH INTERNATIONAL MICROSYSTEMS, PACKAGING, ASSEMBLY AND CIRCUITS TECHNOLOGY CONFERENCE (IMPACT), 2015, : 54 - 57
- [9] The bumping of wafer level packages [J]. FIFTH INTERNATIONAL CONFERENCE ON ELECTRONIC PACKAGING TECHNOLOGY, PROCEEDINGS, 2003, : 206 - 220
- [10] Optimization of stencil printing wafer bumping for fine pitch flip chip applications [J]. 53RD ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE, 2003 PROCEEDINGS, 2003, : 1724 - 1730