Stencil technology for wafer level bumping

被引:0
|
作者
Kay, Robert W. [1 ]
Cummins, Gerard [1 ]
Desmulliez, Marc P. Y. [1 ]
Krebs, Thomas [1 ]
Lathrop, Richard [1 ]
机构
[1] Univ Loughborough, Sch Mech & Mfg Engn, Addit Mfg Res Grp, Loughborough LE11 3TU, Leics, England
关键词
CHALLENGES;
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Wafer level stencil printing of a Type-6 Pb-free SAC solder paste was statistically evaluated at 200 mu m and 150 mu m pitch using three different stencil manufacturing technologies: 1) laser-cut, 2) DC electroformed & 3) microengineered electroformed stencil. Factors evaluated in this study include differences between stencils in terms of printability, pitch resolution, maximum bump height achievable, print coplanarity, paste release efficiency and stencil frequency cleaning. Box plots were used to graphically view print performance over a range of aperture sizes for the three stencil types. Stencil technology impacts print performance, with the microengineered electroformed stencil producing the highest bump deposits and the lowest bump height deviation followed by the conventional electroformed and finally the laser cut stencil. Comparisons between the 1st and 5th print demonstrate consecutive printing without stencil cleaning is possible for all but the smallest spacings between apertures. High paste transfer efficiencies above 85% were achieved with the microengieered stencil using low aperture area ratios of 0.5.
引用
收藏
页数:6
相关论文
共 50 条
  • [1] Statistical analysis of stencil technology for wafer-level bumping
    Kay, Robert W.
    Cummins, Gerard
    Krebs, Thomas
    Lathrop, Richard
    Abraham, Eitan
    Desmulliez, Marc
    [J]. SOLDERING & SURFACE MOUNT TECHNOLOGY, 2014, 26 (02) : 71 - 78
  • [2] Taguchi design of experiment for wafer bumping by stencil printing
    Lau, JH
    Chang, C
    [J]. IEEE TRANSACTIONS ON ELECTRONICS PACKAGING MANUFACTURING, 2000, 23 (03): : 219 - 225
  • [3] Taguchi design of experiment for wafer bumping by stencil printing
    Lau, J
    Chang, C
    [J]. 50TH ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE - 2000 PROCEEDINGS, 2000, : 1705 - 1711
  • [4] Stencil printing holds high promise for wafer bumping
    Roberts, J
    [J]. 2000 INTERNATIONAL SYMPOSIUM ON MICROELECTRONICS, 2000, 4339 : 454 - 459
  • [5] Stencil printing technology for wafer level bumping at sub-100 micron pitch using Pb-free alloys
    Kay, RW
    de Gourcuff, E
    Desmulliez, MPY
    Jackson, GJ
    Steen, HAH
    Liu, C
    Conway, PP
    [J]. 55TH ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE, VOLS 1 AND 2, 2005 PROCEEDINGS, 2005, : 848 - 854
  • [6] Solder paste printing and stencil design considerations for wafer bumping
    Lathrop, R
    [J]. 29TH INTERNATIONAL ELECTRONICS MANUFACTURING TECHNOLOGY SYMPOSIUM, 2004, : 229 - 237
  • [7] Characterization of Stencil Printing Parameters for Fine Pitch Wafer Bumping
    He, Xi
    Liu, Ziyu
    Cai, Jian
    Chen, Yu
    Tan, Lin
    Wang, Qian
    [J]. 2014 15TH INTERNATIONAL CONFERENCE ON ELECTRONIC PACKAGING TECHNOLOGY (ICEPT), 2014, : 80 - 85
  • [8] Wafer Level Bumping Technology for High Voltage LED Packaging
    Wei, Tiwei
    Qiu, Xing
    Lo, Jeffery C. C.
    Lee, S. W. Ricky
    [J]. 2015 10TH INTERNATIONAL MICROSYSTEMS, PACKAGING, ASSEMBLY AND CIRCUITS TECHNOLOGY CONFERENCE (IMPACT), 2015, : 54 - 57
  • [9] The bumping of wafer level packages
    Whitmore, MA
    Staddon, MA
    Schake, JD
    [J]. FIFTH INTERNATIONAL CONFERENCE ON ELECTRONIC PACKAGING TECHNOLOGY, PROCEEDINGS, 2003, : 206 - 220
  • [10] Optimization of stencil printing wafer bumping for fine pitch flip chip applications
    Gong, JF
    Yau, EWC
    Chan, PCH
    Lee, RSW
    Yuen, MMF
    [J]. 53RD ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE, 2003 PROCEEDINGS, 2003, : 1724 - 1730