Novel technique for maintaining balanced internal DC link voltages in diode clamped five-level inverters

被引:85
|
作者
Newton, C [1 ]
Sumner, M [1 ]
机构
[1] Univ Nottingham, Sch Elect & Elect Engn, Nottingham NG7 2RD, England
来源
关键词
D O I
10.1049/ip-epa:19990103
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
The paper considers the problem of providing four regulated DC sources for use in a diode clamped five-level inverter. The preferred approach is to provide a single DC link supply and subdivide this into five levels using four series connected capacitor banks which have equally balanced voltages. The paper first considers the use of modified output switching strategies to redistribute energy through the DC link capacitors and maintain correct voltage balance, but concludes that this technique is restricted to outputs with a low modulation. The paper then presents a new technique whereby the voltage across each of these capacitors is maintained constant using a switching circuit: the balancer circuit. The design and control of the balancer circuit is described and its operation is validated on an 11kW prototype vector controlled induction motor drive. Full four-quadrant operation is demonstrated. This arrangement eliminates the need for complex isolated supply arrangements typically found in multilevel drives. The balancer circuit takes the form of a fourth output leg with the addition of two inductors. This circuit is certainly viable for medium voltage drive applications.
引用
收藏
页码:341 / 349
页数:9
相关论文
共 50 条
  • [1] A fast SVM scheme for five-level diode-clamped inverters with balanced capacitor voltages and reduced switching frequency
    Wang, Ziya
    Luo, Longfu
    Xu, Dewei
    Diangong Jishu Xuebao/Transactions of China Electrotechnical Society, 2013, 28 (05): : 233 - 242
  • [2] Balancing Control of DC-Link Capacitor Voltages for Five-Level Hybrid Diode-Clamped Inverters With Passive Front-Ends
    Kim, Min-Seok
    Du To, Dinh
    Lee, Dong-Choon
    IEEE ACCESS, 2025, 13 : 45577 - 45593
  • [3] Voltage balance boundary of five-level diode clamped inverters
    Gao, Yue
    Li, Yongdong
    Diangong Jishu Xuebao/Transactions of China Electrotechnical Society, 2008, 23 (01): : 77 - 83
  • [4] A novel diode clamped five-level inverter topology with the inner loop DC-bus clamped
    Li, Yongdong
    Rao, Jianye
    Gao, Yue
    Diangong Jishu Xuebao/Transactions of China Electrotechnical Society, 2010, 25 (11): : 100 - 106
  • [5] Novel Filters Based Operational Scheme for Five-Level Diode-Clamped Inverters in Microgrid
    Elnady, A.
    Al-Shabi, M.
    Adam, Ali Ahmed
    FRONTIERS IN ENERGY RESEARCH, 2020, 8
  • [6] A Simple Double Mapping Based SVPWM Method for Balancing DC-Link Capacitor Voltages of Five-Level Diode-Clamped Converters
    Saha, Aparna
    Elrayyah, Ali
    Sozer, Yilmaz
    APEC 2016 31ST ANNUAL IEEE APPLIED POWER ELECTRONICS CONFERENCE AND EXPOSITION, 2016, : 2806 - 2812
  • [7] A controller for practical stability of capacitor voltages in a five-level diode-clamped converter
    Umbria, Francisco
    Gordillo, Francisco
    Salas, Francisco
    EUROPEAN JOURNAL OF CONTROL, 2016, 28 : 56 - 68
  • [8] A Closed-Loop Voltage Balance Method for Five-Level Diode-Clamped Inverters
    Cui, Dongdong
    Ge, Qiongxuan
    Zhou, Zhida
    Yang, Bo
    IECON 2017 - 43RD ANNUAL CONFERENCE OF THE IEEE INDUSTRIAL ELECTRONICS SOCIETY, 2017, : 503 - 508
  • [9] Stabilization of DC link voltage using redundant vectors for five-level diode clamped shunt active power filter
    2013, World Scientific and Engineering Academy and Society, Ag. Ioannou Theologou 17-23, Zographou, Athens, 15773, Greece (12):
  • [10] Capacitor voltage balancing in dc link five-level full-bridge diode-clamped multilevel inverter
    Thongprasri, Pairote
    INDIAN JOURNAL OF PURE & APPLIED PHYSICS, 2016, 54 (01) : 73 - 80