Enhancing Performance of Computer Vision Applications on Low-Power Embedded Systems Through Heterogeneous Parallel Programming

被引:0
|
作者
Aldegheri, Stefano [1 ]
Manzato, Silvia [1 ]
Bombieri, Nicola [1 ]
机构
[1] Univ Verona, Dept Comp Sci, Verona, Italy
关键词
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Enabling computer vision applications on low-power embedded systems gives rise to new challenges for embedded SW developers. Such applications implement different functionalities, like image recognition based on deep learning, simultaneous localization and mapping tasks. They are characterized by stringent performance constraints to guarantee real-time behaviors and, at the same time, energy constraints to save battery on the mobile platform. Even though heterogeneous embedded boards are getting pervasive for their high computational power at low power costs, they need a time consuming customization of the whole application (i.e., mapping of application blocks to CPU-GPU processing elements and their synchronization) to efficiently exploit their potentiality. Different languages and environments have been proposed for such an embedded SW customization. Nevertheless, they often find limitations on complex real cases, as their application is mutual exclusive. This paper presents a comprehensive framework that relies on a heterogeneous parallel programming model, which combines OpenMP, PThreads, OpenVX, OpenCV, and CUDA to best exploit different levels of parallelism while guaranteeing a semi-automatic customization. The paper shows how such languages and API platforms have been interfaced, synchronized, and applied to customize an ORB-SLAM application for an NVIDIA Jetson TX2 board.
引用
收藏
页码:119 / 124
页数:6
相关论文
共 50 条
  • [41] Automatic performance diagnosis of parallel applications on heterogeneous systems
    Zhan, Kunlin
    Xu, Jungang
    Zhan, Jianfeng
    International Journal of Digital Content Technology and its Applications, 2012, 6 (02) : 1 - 9
  • [42] Data memory design and exploration for low-power embedded systems
    Shiue, WT
    Udayanarayanan, S
    Chakrabarti, C
    ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS, 2001, 6 (04) : 553 - 568
  • [43] A low-power high-performance embedded SRAM macrocell
    Fahim, AM
    Khellah, M
    Elmasry, MI
    PROCEEDINGS OF THE 8TH GREAT LAKES SYMPOSIUM ON VLSI, 1998, : 13 - 18
  • [44] Modeling and simulation of networked low-power embedded systems: a taxonomy
    Wan Du
    Fabien Mieyeville
    David Navarro
    Ian O’Connor
    Laurent Carrel
    EURASIP Journal on Wireless Communications and Networking, 2014
  • [45] Simplifying Programming and Load Balancing of Data Parallel Applications on Heterogeneous Systems
    Perez, Borja
    Luis Bosque, Jose
    Beivide, Ramon
    9TH WORKSHOP ON GENERAL PURPOSE PROCESSING USING GPUS (GPGPU 9), 2016, : 43 - 52
  • [46] A new scan partition scheme for low-power embedded systems
    Kim, Hong-Sik
    Kim, Cheong-Ghil
    Kang, Sungho
    ETRI JOURNAL, 2008, 30 (03) : 412 - 420
  • [47] Selective Access to Filter Cache for Low-Power Embedded Systems
    Kwak, Jong Wook
    Choi, Ju Hee
    43RD HAWAII INTERNATIONAL CONFERENCE ON SYSTEMS SCIENCES VOLS 1-5 (HICSS 2010), 2010, : 4313 - 4320
  • [48] Compressed tag architecture for low-power embedded cache systems
    Kwak, Jong Wook
    Jeon, Young Tae
    JOURNAL OF SYSTEMS ARCHITECTURE, 2010, 56 (09) : 419 - 428
  • [49] Modeling and simulation of networked low-power embedded systems: a taxonomy
    Du, Wan
    Mieyeville, Fabien
    Navarro, David
    O'Connor, Ian
    Carrel, Laurent
    EURASIP JOURNAL ON WIRELESS COMMUNICATIONS AND NETWORKING, 2014, : 1 - 12
  • [50] Analysing the radiation reliability, performance and energy consumption of low-power SoC through heterogeneous parallelism
    Badia, Jose M.
    Leon, German
    Garcia-Valderas, Mario
    Belloch, Jose A.
    Lindoso, Almudena
    Entrena, Luis
    SUSTAINABLE COMPUTING-INFORMATICS & SYSTEMS, 2024, 44