Design of variable fractional delay fir filters with CSD coefficients using genetic algorithm

被引:4
|
作者
Khamei, K [1 ]
Nabavi, A
Hessabi, S
Barandach, SAM
机构
[1] Tarbiat Modares Univ, Dept Elect Engn, Tehran, Iran
[2] Sharif Univ Technol, Dept Comp Engn, Tehran, Iran
[3] Iran Telecommun Res Ctr, Tehran, Iran
关键词
variable fractional delay; FIR filter; CSD coefficient; genetic algorithm;
D O I
10.1142/S0218126605002805
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
This paper presents a new method for the design of variable fractional delay (VFD) FIR digital filters using Genetic Algorithm (GA). Each sub-filter of Farrow structure is designed individually with defined accuracy and bandwidth. A variable mutation probability is also employed, which improves the accuracy of the solution. Compared with existing methods, it reduces the computational complexity and enhances the design flexibility. Furthermore, a simple GA is used to compute the filter coefficients in canonic singed digit (CSD) representations. Since this algorithm selects the initial population in CSD representation and searches for the digits between [-1 1], most of the digits become zero. The filter multipliers can be built with simple shift registers and adders, resulting in a high-speed and low-power filter implementation. Multiplier-free structure typically shows 11.4% saving in power and 17.2% reduction in area consumption.
引用
收藏
页码:1145 / 1155
页数:11
相关论文
共 50 条
  • [31] Design of CSD Coefficient FIR filters Using Diversified ACO
    Morikawa, Marika
    Suyama, Kenji
    PROCEEDINGS OF ISCIT 2021: 2021 20TH INTERNATIONAL SYMPOSIUM ON COMMUNICATIONS AND INFORMATION TECHNOLOGIES (ISCIT), 2021, : 129 - 133
  • [32] A method for the design of Farrow-structure based variable fractional-delay FIR filters
    Eghbali, Amir
    Johansson, Hakan
    Saramaki, Tapio
    SIGNAL PROCESSING, 2013, 93 (05) : 1341 - 1348
  • [33] Optimal design and parallel implementation of FIR filters with variable magnitude and fractional-delay responses
    Deng, TB
    2002 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL I, PROCEEDINGS, 2002, : 401 - 404
  • [34] An improved weighted least-squares design of FIR digital filters with variable fractional delay
    Lu, WS
    Deng, TB
    ISCAS '99: PROCEEDINGS OF THE 1999 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL 3: ANALOG AND DIGITAL SIGNAL PROCESSING, 1999, : 383 - 386
  • [35] On the design of variable fractional delay filters with Laguepre and Kautz filters
    Cook, GJ
    Leung, YH
    Liu, Y
    2003 IEEE INTERNATIONAL CONFERENCE ON ACOUSTICS, SPEECH, AND SIGNAL PROCESSING, VOL VI, PROCEEDINGS: SIGNAL PROCESSING THEORY AND METHODS, 2003, : 281 - 284
  • [36] Efficient Design and Implementation of Variable Fractional Delay Filters Using Differentiators
    Tseng, Chien-Cheng
    Lee, Su-Ling
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2011, 58 (06) : 1311 - 1322
  • [37] Optimal Design of Weighted Least Square Based Fractional Delay FIR Filter Using Genetic Algorithm
    Upadhyay, Kamini
    Kumar, Manjeet
    Rawat, Tarun Kumar
    2014 INTERNATIONAL CONFERENCE ON SIGNAL PROPAGATION AND COMPUTER TECHNOLOGY (ICSPCT 2014), 2014, : 53 - 58
  • [38] Design of CSD Coefficient FIR Filters Using PSO with Penalty Function
    Saito, Kazuki
    Suyama, Kenji
    IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 2015, E98A (12) : 2625 - 2632
  • [39] Using variable length coefficients to design low-space FIR filters for FPGAs
    DeBrunner, V
    DeBrunner, LS
    Hu, XJ
    THIRTY-SIXTH ASILOMAR CONFERENCE ON SIGNALS, SYSTEMS & COMPUTERS - CONFERENCE RECORD, VOLS 1 AND 2, CONFERENCE RECORD, 2002, : 346 - 349
  • [40] An efficient design of fractional-delay digital FIR filters using the Farrow structure
    Pun, CKS
    Wu, YC
    Chan, SC
    Ho, KL
    2001 IEEE WORKSHOP ON STATISTICAL SIGNAL PROCESSING PROCEEDINGS, 2001, : 595 - 598