Silicon germanium heterojunction bipolar transistor electrostatic discharge power clamps and the Johnson Limit in RF BICMOS SiGe technology

被引:3
|
作者
Voldman, SH
Ronan, B
Juliano, PA
Botula, A
Hui, DT
Lanzerotti, LD
机构
[1] IBM Corp, Commun Res & Dev Ctr, CRDC, IBM Microelect Div, Essex Jct, VT 05452 USA
[2] Princeton Univ, Princeton, NJ 08544 USA
[3] Univ Illinois, Dept Elect & Comp Engn, Urbana, IL 61801 USA
[4] IBM Corp, Poughkeepsie, NY 12602 USA
关键词
ESD; RF; SiGe; Darlington; power clamp;
D O I
10.1016/S0304-3886(02)00064-5
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Achieving radio frequency (RF) performance circuit objectives and electrostatic discharge (ESD) protection will continue to challenge future technology. In this study, we use the ultimate limitation of the transistor (known as the Johnson Limit) as a means to provide an ESD power clamp by utilizing a first low breakdown trigger device and a second high breakdown clamp device. Using the inverse relationship between unity current gain cutoff frequency and breakdown voltage, ESD power clamps are constructed using epitaxial base pseudomorphic silicon germanium (SiGe) heterojunction bipolar transistors in a common-collector Darlington configuration. ESD experimental test results from human body model (HBM), machine model (MM) and transmission line pulse (TLP) testing demonstrate the scaling of ESD power clamps. Design studies of alternative implementations, resistor ballasting and different trigger transistors will be discussed. As a comparative analysis, the SiGe-based ESD power clamps will be compared to CMOS MOSFET-based ESD power clamps. A new dimensionless group is defined to quantify the relationship between the power-to-failure and the maximum power. Additionally, a future SiGe technology is shown to provide insight into the impact of technology scaling on future SiGe ESD power clamps. (C) 2002 Elsevier Science B.V. All rights reserved.
引用
收藏
页码:341 / 362
页数:22
相关论文
共 15 条
  • [11] A review of CMOS latchup and electrostatic discharge (ESD) in bipolar complimentary MOSFET (BiCMOS) Silicon Germanium technologies: Part II - Latchup
    Voldman, SH
    MICROELECTRONICS RELIABILITY, 2005, 45 (3-4) : 437 - 455
  • [12] Geometry effect on SiGe heterojunction bipolar transistor unit cell for 1 W high-efficiency RF power amplifier applications
    Chiou, Hwann-Kaeo
    Yeh, Ping-Chun
    Lee, Chwan-Ying
    Yeh, John
    Tang, Denny
    Chern, John
    JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS BRIEF COMMUNICATIONS & REVIEW PAPERS, 2007, 46 (3A): : 917 - 925
  • [13] Single Event Upset test results on a prescalar fabricated in IBM's 5HP Silicon Germanium Heterojunction Bipolar Transistors BiCMOS technology
    Reed, RA
    Marshall, PW
    Ainspan, H
    Marshall, CJ
    Kim, HS
    Cressler, JD
    Niu, GF
    LaBel, KA
    2001 IEEE RADIATION EFFECTS DATA WORKSHOP, WORKSHOP RECORD, 2001, : 172 - 176
  • [14] Low-power and low-voltage X-band silicon-germanium heterojunction bipolar transistor low-noise amplifier
    Poh, C. H. J.
    Seth, S.
    Schmid, R. L.
    Cressler, J. D.
    Papapolymerou, J.
    IET MICROWAVES ANTENNAS & PROPAGATION, 2012, 6 (12) : 1325 - 1331
  • [15] 50-200 GHz silicon-germanium heterojunction bipolar transistor BICMOS technology and a computer-aided design environment for 2-50+GHz very large-scale integration mixed-signal ICs
    Subbanna, S
    Freeman, G
    Rieh, JS
    Ahlgren, D
    Stein, K
    Dickey, C
    Mecke, J
    Bacon, P
    Groves, R
    Meghelli, M
    Soyuer, M
    Jagannathan, B
    Schonenberg, K
    Jeng, SJ
    Joseph, A
    Coolbaugh, D
    Volant, R
    Greenberg, D
    Chen, HJ
    Brelsford, K
    Harame, D
    Dunn, J
    Larson, L
    Herman, D
    Meyerson, B
    JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS BRIEF COMMUNICATIONS & REVIEW PAPERS, 2002, 41 (2B): : 1111 - 1123