Virtual hierarchical design representations for distributed optimization of multi-million gate designs

被引：0

作者：

Nguyen, T ^{[1
]}

Shi, KJ ^{[1
]}

机构：

[1] Synopsys Inc, Dallas, TX 75254 USA

来源：

IEEE INTERNATIONAL SOC CONFERENCE, PROCEEDINGS | 2005年

关键词：

D O I：

暂无

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

A Virtual Hierarchical design optimization method has been developed to combine strength of the flat and the hierarchical optimization methods for efficient and quality optimization of multi-million gate designs in a distributed computing environment. A novel design representation "Virtual Hierarchy" is proposed for subdesign optimization in a distributed computing environment. The principle and the implementation details of the method are described.

引用

页码：225 / 228

页数：4

共 50 条

[1] Virtual hierarchical design representations for distributed optimization of multi-million gate designs
Nguyen, T
Shi, KJ
16th International Conference on Application-Specific Systems, Architecture and Processors, Proceedings, 2005, : 204 - 209
[2] Floorplan design for multi-million gate FPGAs
Cheng, L
Wong, MDF
ICCAD-2004: INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN, IEEE/ACM DIGEST OF TECHNICAL PAPERS, 2004, : 292 - 299
[3] Specification and design of multi-million gate SOCs
Chandra, R
Henkel, J
Panda, PR
Parameswaran, S
Ramachandran, L
16TH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS, 2003, : 18 - 19
[4] Cone Resynthesis ECO Methodology for Multi-Million Gate Designs
Raman, Suresh
Lubyanitsky, Mike
22ND INTERNATIONAL CONFERENCE ON VLSI DESIGN HELD JOINTLY WITH 8TH INTERNATIONAL CONFERENCE ON EMBEDDED SYSTEMS, PROCEEDINGS, 2009, : 195 - +
[5] Multi-million gate FPGA physical design challenges
Wang, MG
Ranjan, A
Raje, S
ICCAD-2003: IEEE/ACM DIGEST OF TECHNICAL PAPERS, 2003, : 891 - 898
[6] Going mobile: The next horizon for multi-million gate designs in the semi-conductor industry
Berthet, C
39TH DESIGN AUTOMATION CONFERENCE, PROCEEDINGS 2002, 2002, : 375 - 378
[7] Multi-Million Particle Molecular Dynamics: Design Considerations for Vector and Distributed Processing
Rapaport, D. C.
INTERNATIONAL JOURNAL OF MODERN PHYSICS C, 1991, 2 (01): : 458 - 460
[8] A novel cell-based heuristic method for leakage reduction in multi-million gate VLSI designs
Gupta, Sandeep
Singh, Jaya
Roy, Abhijit
ISQED 2008: PROCEEDINGS OF THE NINTH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN, 2008, : 526 - 530
[9] Constraint Analysis and Debugging for Multi-Million Instance SoC Designs
Fei, Long
Mize, Loa
Moon, Cho
Mullen, Bill
Singhal, Sonia
PROCEEDINGS OF THE ELEVENTH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN (ISQED 2010), 2010, : 422 - 427
[10] Mapping multi-million gate SoCs on FPGAs: Industrial methodology and experience
Krupnova, H
DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, VOLS 1 AND 2, PROCEEDINGS, 2004, : 1236 - 1241

← 1 2 3 4 5 →