Line Sharing Cache: Exploring Cache Capacity with Frequent Line Value Locality

被引：0

作者：

Oka, Keitarou ^{[1
]}

Sasaki, Hiroshi ^{[1
]}

Inoue, Koji ^{[1
]}

机构：

[1] Kyushu Univ, Fukuoka, Japan

来源：

2013 18TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE (ASP-DAC) | 2013年

关键词：

COMPRESSION;

D O I：

暂无

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

This paper proposes a new last level cache architecture called line sharing cache (LSC), which can reduce the number of cache misses without increasing the size of the cache memory. It stores lines which contain the identical value in a single line entry, which enables to store greater amount of lines. Evaluation results show performance improvements of up to 35% across a set of SPEC CPU2000 benchmarks.

引用

下载

页码：669 / 674

页数：6

共 50 条

[21] Adapting cache line size to application behavior
Univ of California Irvine, Irvine, CA, United States
Proc Int Conf Supercomputing, (145-154):
[22] ASLR on the Line: Practical Cache Attacks on the MMU
Gras, Ben
Razavi, Kaveh
Bosman, Erik
Bos, Herbert
Giuffrida, Cristiano
24TH ANNUAL NETWORK AND DISTRIBUTED SYSTEM SECURITY SYMPOSIUM (NDSS 2017), 2017,
[23] A Cache Memory with Unit Tile and Line Accessibility
Wang, BaoKang
Fukazawa, Yuki
Kondo, Toshio
Sasaki, Takahiro
2016 IEEE/ACIS 15TH INTERNATIONAL CONFERENCE ON COMPUTER AND INFORMATION SCIENCE (ICIS), 2016, : 121 - 126
[24] LINE FETCH PREFETCH IN A STACK CACHE MEMORY
LOPRIORE, L
MICROPROCESSORS AND MICROSYSTEMS, 1993, 17 (09) : 547 - 555
[25] A Cache Memory with Unit Tile and Line Accessibility
Wang, BaoKang
Fukazawa, Yuki
Kondo, Toshio
Sasaki, Takahiro
2016 INTERNATIONAL CONFERENCE ON HIGH PERFORMANCE COMPUTING & SIMULATION (HPCS 2016), 2016, : 866 - 874
[26] Speculative multiprocessor cache line actions using instruction and line history
Koppelman, DM
INTERNATIONAL SOCIETY FOR COMPUTERS AND THEIR APPLICATIONS 10TH INTERNATIONAL CONFERENCE ON PARALLEL AND DISTRIBUTED COMPUTING SYSTEMS, 1997, : 401 - 406
[27] Virtual Cache Line: A new technique to improve cache exploitation for recursive data structures
Rubin, S
Bernstein, D
Rodeh, M
COMPILER CONSTRUCTION, 1999, 1575 : 259 - 273
[28] Elastic-Cache: GPU Cache Architecture for Efficient Fine- and Coarse-Grained Cache-Line Management
Li, Bingchao
Sun, Jizhou
Annavaram, Murali
Kim, Nam Sung
2017 31ST IEEE INTERNATIONAL PARALLEL AND DISTRIBUTED PROCESSING SYMPOSIUM (IPDPS), 2017, : 82 - 91
[29] Courteous Cache Sharing: Being Nice to Others in Capacity Management
Sharifi, Akbar
Srikantaiah, Shekhar
Kandemir, Mahmut
Irwin, Mary Jane
2012 49TH ACM/EDAC/IEEE DESIGN AUTOMATION CONFERENCE (DAC), 2012, : 678 - 687
[30] Leveraging Value Locality for Efficient Design of a Hybrid Cache in Multicore Processors
Arjomand, Mohammad
Jadidi, Amin
Kandemir, Mahmut T.
Das, Chita R.
2017 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN (ICCAD), 2017, : 1 - 8

← 1 2 3 4 5 →