Translating Traditional SIMD Instructions to Vector Length Agnostic Architectures

被引：0

作者：

Fu, Sheng-Yu ^{[1
]}

Hsu, Wei-Chung ^{[1
]}

机构：

[1] Natl Taiwan Univ, Taipei, Taiwan

来源：

PROCEEDINGS OF THE 2019 IEEE/ACM INTERNATIONAL SYMPOSIUM ON CODE GENERATION AND OPTIMIZATION (CGO '19) | 2019年

关键词：

Dynamic Binary Translation; SIMD; VLA;

D O I：

暂无

中图分类号：

TP31 [计算机软件];

学科分类号：

081202 ; 0835 ;

摘要：

One interesting trend of SIMD architecture is towards Vector Length Agnostic (VLA) designs. For example, ARM new vector ISA, Scalable Vector Extension (SVE), and RISC-V vector extension are adopting such a direction. VLA decouples the vector register length from the compiled binary so that the same executable could run on different implementations of vector length. However, in the current application world, the majority of SIMD code is fixed-length based, such as ARM-NEON, x86-SSE, x86-AVX, and traditional vector machines. Therefore, how to migrate legacy SIMD code to VLA architecture would be an interesting and important technical challenge.

引用

页码：275 / 275

页数：1

共 27 条

[21] An implementation of parallel 3-D FFT using short vector SIMD instructions on clusters of PCs
Takahashi, Daisuke
Boku, Taisuke
Sato, Mitsuhisa
APPLIED PARALLEL COMPUTING: STATE OF THE ART IN SCIENTIFIC COMPUTING, 2006, 3732 : 1159 - 1167
[22] An Access-Pattern-Aware On-Chip Vector Memory System with Automatic Loading for SIMD Architectures
Geng, Tong
Diken, Erkan
Wang, Tianqi
Jozwiak, Lech
Herbordt, Martin
2018 IEEE HIGH PERFORMANCE EXTREME COMPUTING CONFERENCE (HPEC), 2018,
[23] Mod (2P-1) Shuffle Memory-Access Instructions for FFTs on Vector SIMD DSPs
Liu, Sheng
Chen, Haiyan
Wan, Jianghua
Wang, Yaohua
2016 IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI (ISVLSI), 2016, : 426 - 430
[24] A Vector-Length Agnostic Compiler for the Connex-S Accelerator with Scratchpad Memory
Susu, Alexandru E.
ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS, 2020, 19 (06)
[25] On the performance improvement of sub-sampling MPEG-2 motion estimation algorithms with vector/SIMD architectures
Chouliaras, VA
Dwyer, VM
Agha, S
ADVANCED CONCEPTS FOR INTELLIGENT VISION SYSTEMS, PROCEEDINGS, 2005, 3708 : 595 - 602
[26] Exploring Source-to-Source Compiler Transformation of OpenMP SIMD Constructs for Intel AVX and Arm SVE Vector Architectures
Flynn, Patrick
Yi, Xinyao
Yan, Yonghong
PROCEEDINGS OF THE THIRTEENTH INTERNATIONAL WORKSHOP ON PROGRAMMING MODELS AND APPLICATIONS FOR MULTICORES AND MANYCORES (PMAM '22), 2022, : 11 - 20
[27] SLAP: A SPLIT LATENCY ADAPTIVE VLIW PIPELINE ARCHITECTURE WHICH ENABLES ON-THE-FLY VARIABLE SIMD VECTOR-LENGTH
Shrivastava, Ashish
Gatherer, Alan
Sun, Tong
Wokhlu, Sushma
Chandra, Alex
2021 IEEE INTERNATIONAL CONFERENCE ON ACOUSTICS, SPEECH AND SIGNAL PROCESSING (ICASSP 2021), 2021, : 7868 - 7872

← 1 2 3 →