Simulation-based Signal Selection for State Restoration in Silicon Debug

被引:0
|
作者
Chatterjee, Debapriya [1 ]
McCarter, Calvin [1 ]
Bertacco, Valeria [1 ]
机构
[1] Univ Michigan, Dept Comp Sci & Engn, Ann Arbor, MI 48109 USA
来源
2011 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN (ICCAD) | 2011年
关键词
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Post-silicon validation has become a crucial part of modern integrated circuit design to capture and eliminate functional bugs that escape pre-silicon verification. The most critical roadblock in post-silicon validation is the limited observability of internal signals of a design, since this aspect hinders the ability to diagnose detected bugs. A solution to address this issue leverage trace buffers: these are register buffers embedded into the design with the goal of recording the value of a small number of state elements, over a time interval, triggered by a user-specified event. Due to the trace buffer's area overhead, only a very small fraction of signals can be traced. Thus, the selection of which signals to trace is of paramount importance in post-silicon debugging and diagnosis. Ideally, we would like to select signals enabling the maximum amount of reconstruction of internal signal values. Several signal selection algorithms for post-silicon debug have been proposed in the literature: they rely on a probability-based state-restoration capacity metric coupled with a greedy algorithm. In this work we propose a more accurate restoration capacity metric, based on simulation information, and present a novel algorithm that overcomes some key shortcomings of previous solutions. We show that our technique provides up to 34% better state restoration compared to all previous techniques while showing a much better trend with increasing trace buffer size.
引用
收藏
页码:595 / 601
页数:7
相关论文
共 50 条
  • [11] A Formal Perspective on Effective Post-silicon Debug and Trace Signal Selection
    Kumar, Binod
    Basu, Kanad
    Jindal, Ankit
    Pandey, Brajesh
    Fujita, Masahiro
    VLSI DESIGN AND TEST, 2017, 711 : 753 - 766
  • [12] Multi-Mode Trace Signal Selection for Post-Silicon Debug
    Li, Min
    Davoodi, Azadeh
    2014 19TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE (ASP-DAC), 2014, : 640 - 645
  • [13] A Hybrid Approach for Fast and Accurate Trace Signal Selection for Post-Silicon Debug
    Li, Min
    Davoodi, Azadeh
    DESIGN, AUTOMATION & TEST IN EUROPE, 2013, : 485 - 490
  • [14] Simultaneous signal selection for silicon debug through Mixed-Integer Linear Programming
    Agalya, R.
    Saravanan, S.
    FIRST INTERNATIONAL CONFERENCE ON EMERGING TRENDS IN ENGINEERING, TECHNOLOGY AND SCIENCE - ICETETS 2016, 2016,
  • [15] Combinational Hybrid Signal Selection With Updated Reachability Lists for Post-Silicon Debug
    Beigmohammadi, Siamack
    Alizadeh, Bijan
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2020, 39 (01) : 272 - 276
  • [16] A Hybrid Approach for Fast and Accurate Trace Signal Selection for Post-Silicon Debug
    Li, Min
    Davoodi, Azadeh
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2014, 33 (07) : 1081 - 1094
  • [17] Evolutionary Selection in Simulation-Based Optimization
    Beham, Andreas
    Kofler, Monika
    Affenzeller, Michael
    Wagner, Stefan
    COMPUTER AIDED SYSTEMS THEORY - EUROCAST 2009, 2009, 5717 : 761 - 768
  • [18] Scan Based Silicon Debug
    Huang, Yu
    CHINA SEMICONDUCTOR TECHNOLOGY INTERNATIONAL CONFERENCE 2012 (CSTIC 2012), 2012, 44 (01): : 1021 - 1027
  • [19] A new simulation-based test in ATCS selection
    Hao, XQ
    INTERNATIONAL JOURNAL OF PSYCHOLOGY, 2004, 39 (5-6) : 597 - 597
  • [20] On Multiplexed Signal Tracing for Post-Silicon Debug
    Liu, Xiao
    Xu, Qiang
    2011 DESIGN, AUTOMATION & TEST IN EUROPE (DATE), 2011, : 685 - 690