Mixed-Mode Simulation of Nanowire Ge/GaAs Heterojunction Tunneling Field-Effect Transistor for Circuit Applications

被引:11
|
作者
Cho, Seongjae [1 ]
Kim, Hyungjin [2 ]
Jhon, Heesauk [3 ]
Kang, In Man [4 ]
Park, Byung-Gook [2 ]
Harris, James S., Jr. [1 ]
机构
[1] Stanford Univ, Dept Elect Engn, Stanford, CA 94305 USA
[2] Seoul Natl Univ, Dept Elect Engn & Comp Sci, Seoul 151742, South Korea
[3] Samsung Elect Co Ltd, Syst LSI Div, Yongin 446711, Gyeonggi Do, South Korea
[4] Kyungpook Natl Univ, Sch Elect Engn & Comp Sci, Taegu 702701, South Korea
来源
关键词
Heterojunction; tunneling field-effect transistor (TFET); device-circuit interaction; analog circuit; mixed-mode simulation; high-frequency; transfer function; GERMANIUM; FETS;
D O I
10.1109/JEDS.2013.2256458
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
In this paper, a nanowire germanium/gallium arsenide (Ge/GaAs) heterojunction-based tunneling field-effect transistor (TFET) is investigated, with an emphasis on the device-circuit interaction. It is applied to a common-source (CS) amplifier, one of the most fundamental analog circuit blocks, and its performance is evaluated with a device-circuit mixed-mode simulation. Furthermore, the passive elements are adjusted to obtain the proper operating point (Q-point) of the circuit, and high-frequency operations are evaluated on this basis. Moreover, from the simulation results, the transfer function is successfully modeled and verified, which shows that the CS amplifier with the heterojunction TFET works as a single-zero and two-pole system. The 3-dB roll-off and unity-gain frequencies are 320 GHz and 2 THz, respectively, which is evidence for circuit applications in the extremely high-frequency regime.
引用
收藏
页码:48 / 53
页数:6
相关论文
共 50 条
  • [1] Evaluation of Radio-Frequency Performance of Gate-All-Around Ge/GaAs Heterojunction Tunneling Field-Effect Transistor with Hetero-Gate-Dielectric by Mixed-Mode Simulation
    Roh, Flee Bum
    Seo, Jae Hwa
    Yoon, Young Jun
    Bae, Jin-Hyuk
    Cho, Eou-Sik
    Lee, Jung-Hee
    Cho, Seongjae
    Kang, In Man
    [J]. JOURNAL OF ELECTRICAL ENGINEERING & TECHNOLOGY, 2014, 9 (06) : 2070 - 2078
  • [2] SPICE Behavioral Model of the Tunneling Field-Effect Transistor for Circuit Simulation
    Hong, Yibin
    Yang, Yue
    Yang, Litao
    Samudra, Ganesh
    Heng, Chun-Huat
    Yeo, Yee-Chia
    [J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2009, 56 (12) : 946 - 950
  • [3] Mixed-mode simulation and analysis of 3D double gate junctionless nanowire transistor for CMOS circuit applications
    Baidya, Achinta
    Lenka, Trupti Ranjan
    Baishya, Srimanta
    [J]. SUPERLATTICES AND MICROSTRUCTURES, 2016, 100 : 14 - 23
  • [4] Sub-10 nm Ge/GaAs Heterojunction-Based Tunneling Field-Effect Transistor with Vertical Tunneling Operation for Ultra-Low-Power Applications
    Yoon, Young Jun
    Seo, Jae Hwa
    Cho, Seongjae
    Kwon, Hyuck-In
    Lee, Jung-Hee
    Kang, In Man
    [J]. JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE, 2016, 16 (02) : 172 - 178
  • [5] Compound Semiconductor Tunneling Field-Effect Transistor Based on Ge/GaAs Heterojunction with Tunneling-Boost Layer for High-Performance Operation
    Yoon, Young Jun
    Cho, Seongjae
    Seo, Jae Hwa
    Kang, In Man
    Park, Byung-Gook
    Lee, Jung-Hee
    [J]. JAPANESE JOURNAL OF APPLIED PHYSICS, 2013, 52 (04)
  • [6] Modeling of a vertical tunneling graphene heterojunction field-effect transistor
    Kumar, S. Bala
    Seol, Gyungseon
    Guo, Jing
    [J]. APPLIED PHYSICS LETTERS, 2012, 101 (03)
  • [7] Design optimization of vertical nanowire tunneling field-effect transistor based on AlGaSb/InGaAs heterojunction layer
    Eun, Hye Rim
    Yoon, Young Jun
    Seo, Jae Hwa
    Cho, Min Su
    Lee, Jung-Hee
    Kwon, Hyuck-In
    Kang, In Man
    [J]. CURRENT APPLIED PHYSICS, 2016, 16 (07) : 681 - 685
  • [8] Tunnel field-effect transistor using InAs nanowire/Si heterojunction
    Tomioka, Katsuhiro
    Fukui, Takashi
    [J]. APPLIED PHYSICS LETTERS, 2011, 98 (08)
  • [9] Simulation of GeSn/Ge tunneling field-effect transistors for complementary logic applications
    Liu, Lei
    Liang, Renrong
    Wang, Jing
    Xiao, Lei
    Xu, Jun
    [J]. APPLIED PHYSICS EXPRESS, 2016, 9 (09)
  • [10] Fully depleted nanowire field-effect transistor in inversion mode
    Hayden, Oliver
    Bjoerk, Mikael T.
    Schmid, Heinz
    Riel, Heike
    Drechsler, Ute
    Karg, Siegfried F.
    Loertscher, Emanuel
    Riess, Walter
    [J]. SMALL, 2007, 3 (02) : 230 - 234