共 50 条
- [41] DESIGN OF DIGITAL ROUTING EQUIPMENT [J]. REVIEW OF THE ELECTRICAL COMMUNICATIONS LABORATORIES, 1981, 29 (5-6): : 597 - 611
- [42] Integrated Accelerometer with Capacitance to Digital Interface Circuit Design based on monolithic 0.18μm CMOS MEMS technology [J]. 2012 IEEE SENSORS PROCEEDINGS, 2012, : 1790 - 1793
- [43] DIGITAL EQUIPMENT DESIGN BASED ON UNIVERSAL NOT-OR (NOT-AND) ELEMENTS [J]. TELECOMMUNICATIONS AND RADIO ENGINEER-USSR, 1970, (09): : 54 - &
- [45] Intelligent Design System of Satellite Equipment Based on Digital Twins [J]. Binggong Xuebao/Acta Armamentarii, 2022, 43 : 139 - 145
- [47] Blockchain-based for Calibration of Digital Multimeter System Design [J]. 2018 INTERNATIONAL CONFERENCE ON ICT FOR SMART SOCIETY (ICISS), 2018, : 54 - 59
- [48] INTEGRATED CIRCUIT INTERCONNECT SYSTEM PRINCIPAL PARAMETER ABSTRACT BASED ON NEURAL NETWROK [J]. 2014 12TH IEEE INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUIT TECHNOLOGY (ICSICT), 2014,
- [49] Research on Analog Integrated Circuit Test Parameter Set Reduction Based on XGBoost [J]. JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 2022, 38 (03): : 279 - 288
- [50] Emerging Standards at ∼10 Gbps for Wire line Communications and Associated Integrated Circuit Design and Validation [J]. PROCEEDINGS OF THE IEEE 2009 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 2009, : 105 - 112