FirePerf: FPGA-Accelerated Full-System Hardware/Software Performance Profiling and Co-Design

被引:16
|
作者
Karandikar, Sagar [1 ]
Ou, Albert [1 ]
Amid, Alon [1 ]
Mao, Howard [1 ]
Katz, Randy [1 ]
Nikolic, Borivoje [1 ]
Asanovic, Krste [1 ]
机构
[1] Univ Calif Berkeley, Berkeley, CA 94720 USA
关键词
performance profiling; hardware/software co-design; FPGA-accelerated simulation; network performance optimization; agile hardware; TIMING SIMULATION; SUPPORT;
D O I
10.1145/3373376.3378455
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Achieving high-performance when developing specialized hardware/software systems requires understanding and improving not only core compute kernels, but also intricate and elusive system-level bottlenecks. Profiling these bottlenecks requires both high-fidelity introspection and the ability to run sufficiently many cycles to execute complex software stacks, a challenging combination. In this work, we enable agile full-system performance optimization for hardware/ software systems with FirePerf, a set of novel out-of-band system-level performance profiling capabilities integrated into the open-source FireSim FPGA-accelerated hardware simulation platform. Using out-of-band call stack reconstruction and automatic performance counter insertion, FirePerf enables introspecting into hardware and software at appropriate abstraction levels to rapidly identify opportunities for software optimization and hardware specialization, without disrupting end-to-end system behavior like traditional profiling tools. We demonstrate the capabilities of FirePerf with a case study that optimizes the hardware/software stack of an open-source RISC-V SoC with an Ethernet NIC to achieve 8x end-to-end improvement in achievable bandwidth for networking applications running on Linux. We also deploy a RISC-V Linux kernel optimization discovered with FirePerf on commercial RISC-V silicon, resulting in up to 1.72x improvement in network performance.
引用
收藏
页码:715 / 731
页数:17
相关论文
共 50 条
  • [1] Hardware-Software Co-Design of AES on FPGA
    Baskaran, Saambhavi
    Rajalakshmi, Pachamuthu
    [J]. PROCEEDINGS OF THE 2012 INTERNATIONAL CONFERENCE ON ADVANCES IN COMPUTING, COMMUNICATIONS AND INFORMATICS (ICACCI'12), 2012, : 1118 - 1122
  • [2] On Teaching Hardware/Software Co-design using FPGA
    Bencheva, N.
    Kostadinov, N.
    Ruseva, Y.
    [J]. ELEKTRONIKA IR ELEKTROTECHNIKA, 2010, (06) : 91 - 94
  • [3] FPGA-accelerated simulation technologies (FAST): Fast, full-system, cycle-accurate simulators
    Chiou, Derek
    Sunwoo, Dam
    Kim, Joonsoo
    Patil, Nikhil A.
    Reinhart, William
    Johnson, D. Eric
    Keefe, Jebediah
    Angepat, Hari
    [J]. MICRO-40: PROCEEDINGS OF THE 40TH ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE, 2007, : 249 - 261
  • [4] Co-Design of Multicore Hardware and Multithreaded Software for Thread Performance Assessment on an FPGA
    Adam, George K.
    [J]. COMPUTERS, 2022, 11 (05)
  • [5] FPGA-Based Software Profiler for Hardware/Software Co-design
    Saad, El-Sayed M.
    Awadalla, Medhat H. A.
    El-Deen, Kareem Ezz
    [J]. NRSC: 2009 NATIONAL RADIO SCIENCE CONFERENCE: NRSC 2009, VOLS 1 AND 2, 2009, : 475 - 482
  • [6] Software profiler for fpga-based hardware/software co-design
    Department of Communication, Electronics and Computers, Faculty of Engineering, University of Helwan, Egypt
    不详
    [J]. J Eng Appl Sci, 2009, 1 (59-76):
  • [7] Hardware software co-design of a fast bilateral filter in FPGA
    Pal, Chandrajit
    Chaudhury, Kunal N.
    Samanta, Asit
    Chakrabarti, Amlan
    Ghosh, Ranjan
    [J]. 2013 ANNUAL IEEE INDIA CONFERENCE (INDICON), 2013,
  • [8] Hardware/Software Co-design for Line Detection Algorithm on FPGA
    Kayankit, W.
    Suntiamorntut, W.
    [J]. ECTI-CON: 2009 6TH INTERNATIONAL CONFERENCE ON ELECTRICAL ENGINEERING/ELECTRONICS, COMPUTER, TELECOMMUNICATIONS AND INFORMATION TECHNOLOGY, VOLS 1 AND 2, 2009, : 569 - 571
  • [9] Hardware/Software co-design of a key point detector on FPGA
    Chati, H. Diakou
    Muehlbauer, F.
    Braun, T.
    Bobda, C.
    Berns, K.
    [J]. FCCM 2007: 15TH ANNUAL IEEE SYMPOSIUM ON FIELD-PROGRAMMABLE CUSTOM COMPUTING MACHINES, PROCEEDINGS, 2007, : 355 - +
  • [10] Software/hardware co-design for system on chip
    Lai, JM
    Yao, QD
    [J]. PROCEEDINGS OF FOURTH INTERNATIONAL WORKSHOP ON CSCW IN DESIGN, 1999, : 237 - 240