A compiler infrastructure for embedded heterogeneous MPSoCs

被引:7
|
作者
Sheng, Weihua [1 ]
Schuermans, Stefan [1 ]
Odendahl, Maximilian [1 ]
Bertsch, Mark [1 ]
Volevach, Vitaliy [1 ]
Leupers, Rainer [1 ]
Ascheid, Gerd [1 ]
机构
[1] Rhein Westfal TH Aachen, Inst Commun Technol & Embedded Syst, D-52056 Aachen, Germany
关键词
MPSoC programming; Compiler infrastructure;
D O I
10.1016/j.parco.2013.11.007
中图分类号
TP301 [理论、方法];
学科分类号
081202 ;
摘要
Programming heterogeneous MPSoCs (Multi-Processor Systems on Chip) is a grand challenge for embedded SoC providers and users today. In this paper, we argue the need for and significance of positioning the language and tool design from the perspective of practicality to address this challenge. We motivate, describe and justify such a practical design of a compilation framework for heterogeneous MPSoCs targeting the domain of streaming applications, named MAPS (MPSoC Application Programming Studio). MAPS defines a clean, light-weight C language extension to capture streaming programming models. A retargetable source-to-source compiler is developed to provide key capabilities to construct practical compilation frameworks for real-world, complex MPSoC platforms. Our results have shown that MAPS is a promising compiler infrastructure that enables programming of heterogeneous MPSoCs and increases productivity of MPSoC software developers. (C) 2013 Elsevier B.V. All rights reserved.
引用
收藏
页码:51 / 68
页数:18
相关论文
共 50 条
  • [21] A Compiler Infrastructure for Accelerator Generators
    Nigam, Rachit
    Thomas, Samuel
    Li, Zhijing
    Sampson, Adrian
    ASPLOS XXVI: TWENTY-SIXTH INTERNATIONAL CONFERENCE ON ARCHITECTURAL SUPPORT FOR PROGRAMMING LANGUAGES AND OPERATING SYSTEMS, 2021, : 804 - 817
  • [22] Development of COINS compiler infrastructure
    Graduate School of Computer and Information Sciences, Hosei University
    不详
    不详
    不详
    Comput. Softw., 2008, 1 (2-18):
  • [23] Optimizing Offload Performance in Heterogeneous MPSoCs
    Colagrande, Luca
    Benini, Luca
    2024 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION, DATE, 2024,
  • [24] Mapping embedded applications on MPSoCs: the MNEMEE approach
    Baloukas, Christos
    Papadopoulos, Lazaros
    Soudris, Dimitrios
    Stuijk, Sander
    Jovanovic, Olivera
    Schmoll, Florian
    Cordes, Daniel
    Pyka, Robert
    Mallik, Arindam
    Mamagkakis, Stylianos
    Capman, Francois
    Collet, Severin
    Mitas, Nikolaos
    Kritharidis, Dimitrios
    IEEE ANNUAL SYMPOSIUM ON VLSI (ISVLSI 2010), 2010, : 512 - 517
  • [25] YAPPA: a Compiler-Based Parallelization Framework for Irregular Applications on MPSoCs
    Lovergine, Silvia
    Tumeo, Antonino
    Villa, Oreste
    Ferrandi, Fabrizio
    RAPID SYSTEM PROTOTYPING: SHORTENING THE PATH FROM SPECIFICATION TO PROTOTYPE (RSP 2013), 2013, : 123 - 129
  • [26] Mapping embedded applications on MPSoCs: The MNEMEE approach
    Baloukas C.
    Papadopoulos L.
    Soudris D.
    Stuijk S.
    Jovanovic O.
    Schmoll F.
    Marwedel P.
    Cordes D.
    Pyka R.
    Mallik A.
    Mamagkakis S.
    Capman F.
    Collet S.
    Mitas N.
    Kritharidis D.
    Lecture Notes in Electrical Engineering, 2011, 105 LNEE : 165 - 179
  • [27] A flexible embedded SRAM compiler
    Liu, Y
    Gao, ZQ
    He, XQ
    FIRST IEEE INTERNATION WORKSHOP ON ELECTRONIC DESIGN, TEST AND APPLICATIONS, PROCEEDINGS, 2002, : 474 - 476
  • [28] Pre-Mapping Algorithm for Heterogeneous MPSoCs
    Marcon, Cesar
    Webber, Thais
    Poehls, Leticia B.
    Pinotti, Igor K.
    2014 27TH INTERNATIONAL CONFERENCE ON VLSI DESIGN AND 2014 13TH INTERNATIONAL CONFERENCE ON EMBEDDED SYSTEMS (VLSID 2014), 2014, : 252 - 257
  • [29] Tuning the ISA for increased heterogeneous computation in MPSoCs
    Becker, Pedro H. E.
    Souza, Jeckson D.
    Beck, Antonio C. S.
    PROCEEDINGS OF THE 2020 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION (DATE 2020), 2020, : 1722 - 1727
  • [30] The LLVM Compiler Framework and Infrastructure Tutorial
    Lattner, C
    Adve, V
    LANGUAGES AND COMPILERS FOR HIGH PERFORMANCE COMPUTING, 2005, 3602 : 15 - 16