A 1-nS 1-V Sub-1-μW Linear CMOS OTA with Rail-to-Rail Input for Hz-Band Sensory Interfaces

被引：11

作者：

Jakusz, Jacek ^{[1
]}

Jendernalik, Waldemar ^{[1
]}

Blakiewicz, Grzegorz ^{[1
]}

Klosowski, Miron ^{[1
]}

Szczepanski, Stanislaw ^{[1
]}

机构：

[1] Gdansk Univ Technol, Fac Elect, PL-80233 Gdansk, Poland

来源：

SENSORS | 2020年 / 20卷 / 11期

关键词：

very low frequency; operational transconductance amplifier (OTA); biomedical sensor interface; biomedical electronics; low-voltage low-power electronics; CMOS; LOW-POWER; C FILTER; FREQUENCY; DESIGN; CIRCUIT; RANGE;

D O I：

10.3390/s20113303

中图分类号：

O65 [分析化学];

学科分类号：

070302 ; 081704 ;

摘要：

The paper presents an operational transconductance amplifier (OTA) with low transconductance (0.62-6.28 nS) and low power consumption (28-270 nW) for the low-frequency analog front-ends in biomedical sensor interfaces. The proposed OTA implements an innovative, highly linear voltage-to-current converter based on the channel-length-modulation effect, which can be rail-to-rail driven. At 1-V supply and 1-V-pp asymmetrical input driving, the linearity error in the current-voltage characteristics is 1.5%, while the total harmonic distortion (THD) of the output current is 0.8%. For a symmetrical 2-V-pp input drive, the linearity error is 0.3%, whereas THD reaches 0.2%. The linearity is robust for the mismatch and the process-voltage-and-temperature (PVT) variations. The temperature drift of transconductance is 10 pS/degrees C. The prototype circuit was fabricated in 180-nanometer CMOS technology.

引用

页码：1 / 15

页数：15

共 28 条

[21] A 1-V 5 μW CMOS-opamp with bulk-driven input transistors
Lasanen, K
Räisänen-Ruotsalainen, E
Kostamovaara, J
PROCEEDINGS OF THE 43RD IEEE MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS I-III, 2000, : 1038 - 1041
[22] A sub 1-V SOI CMOS low noise amplifier for L-band applications
Komurasaki, H
Sato, H
Sasaki, N
Ueda, K
Maeda, S
Yamaguchi, Y
Miki, T
1998 IEEE RADIO FREQUENCY INTEGRATED CIRCUITS (RFIC) SYMPOSIUM, 1998, : 153 - 156
[23] Sub 1-v 5-GHz-band up- and down-conversion mixer cores in 0.35-μ m CMOS
Wakimoto, T
Hatano, T
Yamaguchi, C
Morimura, H
Konaka, S
2000 SYMPOSIUM ON VLSI CIRCUITS, DIGEST OF TECHNICAL PAPERS, 2000, : 98 - 99
[24] Sub 1-V highly-linear low-power class-AB bulk-driven tunable CMOS transconductor
A. Yodtean
A. Thanachayanont
Analog Integrated Circuits and Signal Processing, 2013, 75 : 383 - 397
[25] Sub 1-V highly-linear low-power class-AB bulk-driven tunable CMOS transconductor
Yodtean, A.
Thanachayanont, A.
ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2013, 75 (03) : 383 - 397
[26] A 13.5-dBm 1-V Power Amplifier for W-Band Automotive Radar Applications in 28-nm FD-SOI CMOS Technology
Nocera, Claudio
Papotto, Giuseppe
Cavarra, Andrea
Ragonese, Egidio
Palmisano, Giuseppe
IEEE TRANSACTIONS ON MICROWAVE THEORY AND TECHNIQUES, 2021, 69 (03) : 1654 - 1660
[27] Design on power-rail ESD clamp circuit for 3.3-V I/O interface by using only 1-V/2.5-V low-voltage devices in a 130-nm CMOS process
Ker, Ming-Dou
Chen, Wen-Yi
Hsu, Kuo-Chun
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2006, 53 (10) : 2187 - 2193
[28] Design on power-rail ESD clamp circuit for 3.3-V I/O interface by using only 1-V/2.5-V low-voltage devices in a 130-nm CMOS process
Ker, MD
Chen, WY
Hsu, KC
2005 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM PROCEEDINGS - 43RD ANNUAL, 2005, : 606 - 607

← 1 2 3 →