Effects of arsenic concentration profile in gate oxide on electric properties of metal-oxide-silicon devices

被引:0
|
作者
Chang-Liao, KS [1 ]
Chuang, CS [1 ]
机构
[1] Natl Tsing Hua Univ, Dept Engn & Syst Sci, Hsinchu 30013, Taiwan
关键词
D O I
10.1063/1.1427132
中图分类号
O59 [应用物理学];
学科分类号
摘要
The effects of arsenic concentration profiles in gate oxides on the electrical properties of metal-oxide-silicon (MOS) capacitors were investigated. It is found that arsenic in the bulk of gate oxide degrades the electric property of MOS devices, which could be due to the electron traps introduced by arsenic. Interestingly, the electric properties of MOS devices can be improved by an increase in the arsenic concentration at the SiO2/Si interface. This improvement may be attributed to the interfacial strain relaxation and/or the replacement of nonbridging bonds. The arsenic concentration profile in gate oxide plays a crucial role for the electric properties of MOS devices. (C) 2001 American Institute of Physics.
引用
收藏
页码:4171 / 4173
页数:3
相关论文
共 50 条
  • [1] Effects of arsenic concentration profile on electric properties of gate oxide in MOS devices
    Chang-Liao, KS
    Chuang, CS
    THIN FILM MATERIALS, PROCESSES, AND RELIABILITY, 2001, 2001 (24): : 1 - 7
  • [2] Investigation of Cu/TaN metal gate for metal-oxide-silicon devices
    Tsui, BY
    Huang, CF
    JOURNAL OF THE ELECTROCHEMICAL SOCIETY, 2003, 150 (01) : G22 - G27
  • [3] Electrical properties of metal-oxide-silicon structures with LaAlO3 as gate oxide
    Mereu, B
    Sarau, G
    Dimoulas, A
    Apostolopoulos, G
    Pintilie, I
    Botila, T
    Pintilie, L
    Alexe, A
    MATERIALS SCIENCE AND ENGINEERING B-SOLID STATE MATERIALS FOR ADVANCED TECHNOLOGY, 2004, 109 (1-3): : 94 - 98
  • [4] Electric bidirectional stress effects on metal-oxide-silicon capacitors
    El-Hdiy, A
    Ziane, D
    JOURNAL OF APPLIED PHYSICS, 2001, 89 (02) : 1405 - 1410
  • [5] Effects of arsenic concentration in gate oxide on electrical properties of metal-oxide-Si capacitors
    Chang-Liao, KS
    Chen, CH
    JAPANESE JOURNAL OF APPLIED PHYSICS PART 2-LETTERS, 1998, 37 (10B): : L1224 - L1226
  • [6] Gate tunneling currents in ultrathin oxide metal-oxide-silicon transistors
    Cai, J
    Sah, CT
    JOURNAL OF APPLIED PHYSICS, 2001, 89 (04) : 2272 - 2285
  • [7] Impact of the gate material on the interface state density of metal-oxide-silicon devices with an ultrathin oxide layer
    Lundgren, P
    JOURNAL OF APPLIED PHYSICS, 1999, 85 (04) : 2229 - 2232
  • [8] EFFECTS OF STRESS IN TISI2 GATE METAL-OXIDE-SILICON STRUCTURES
    REUTERS, PJ
    OFFENBERG, M
    BALK, P
    APPLIED PHYSICS LETTERS, 1990, 56 (19) : 1903 - 1904
  • [9] Effect of external gettering with porous silicon on the electrical properties of Metal-Oxide-Silicon devices
    Khedher, N.
    Ben Jaballah, A.
    Bouaicha, M.
    Ezzaouia, H.
    Bennnaceur, R.
    PROCEEDINGS OF THE JMSM 2008 CONFERENCE, 2009, 2 (03): : 983 - 988
  • [10] Tunnel DCIV diagnosis of ultrathin gate oxide metal-oxide-silicon transistors
    Jie, BB
    Lo, KF
    Quek, E
    Chu, S
    Sah, CT
    SEMICONDUCTOR SCIENCE AND TECHNOLOGY, 2004, 19 (07) : 870 - 876