Estimation of power dissipation for transmission lines in deep-submicrometer ULSI circuits

被引：0
|
作者：
Cappuccino, G [1 ]
Cocorullo, G
Corsonello, P
机构：
[1] Univ Calabria, Dept Elect Comp Sci & Syst, I-87036 Arcavacata Di Rende, CS, Italy
[2] CNR, IRECE, I-80125 Naples, Italy
[3] Univ Reggio Calabria, Dept Elect Engn & Appl Math, I-89060 Reggio Di Calabria, Italy
来源：
MICROWAVE AND OPTICAL TECHNOLOGY LETTERS | 1999年 / 22卷 / 02期
关键词：
transmission lines; line drivers; on-chip interconnects;
D O I：
10.1002/(SICI)1098-2760(19990720)22:2<97::AID-MOP6>3.0.CO;2-V
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
A novel expression for the power dissipation of CMOS buffers driving a capacitive-ended transmission line is presented. In spite of the conventional power estimation formula the proposed expression allows both the actual signal rise time and load to be taken into account to provide an accuracy comparable with HSPICE, but avoiding a time-consuming numerical approach. (C) 1999 John Wiley & Sons, Inc.
引用
收藏
页码：97 / 101
页数：5
相关论文
共 50 条
  • [1] On-chip cross talk noise model for deep-submicrometer ULSI interconnect
    Nakagawa, SO
    Sylvester, DM
    McBride, JG
    Oh, SY
    [J]. HEWLETT-PACKARD JOURNAL, 1998, 49 (03): : 39 - 45
  • [2] Stochastic Analysis of Deep-Submicrometer CMOS Process for Reliable Circuits Designs
    Zjajo, Amir
    Tang, Qin
    Berkelaar, Michel
    de Gyvez, Jose Pineda
    Di Bucchianico, Alessandro
    van der Meijs, Nick
    [J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2011, 58 (01) : 164 - 175
  • [3] Leakage current mechanisms and leakage reduction techniques in deep-submicrometer CMOS circuits
    Roy, K
    Mukhopadhyay, S
    Mahmoodi-Meimand, H
    [J]. PROCEEDINGS OF THE IEEE, 2003, 91 (02) : 305 - 327
  • [4] High-voltage-tolerant analog circuits design in deep-submicrometer CMOS technologies
    Seo, Dongwon
    Dabag, Hayg
    Guo, Yuhua
    Mishra, Mann
    McAllister, Gene H.
    [J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2007, 54 (10) : 2159 - 2166
  • [5] Impact of halo doping on the subthreshold performance of deep-submicrometer CMOS devices and circuits for ultralow power analog/mixed-signal applications
    Chakraborty, Saurav
    Mallik, Abhijit
    Sarkar, Chandan Kumar
    Rao, V. Ramgopal
    [J]. IEEE TRANSACTIONS ON ELECTRON DEVICES, 2007, 54 (02) : 241 - 248
  • [6] SELF-ALIGNED NICKEL-MONO-SILICIDE TECHNOLOGY FOR HIGH-SPEED DEEP-SUBMICROMETER LOGIC CMOS ULSI
    MORIMOTO, T
    OHGURO, T
    MOMOSE, HS
    IINUMA, T
    KUNISHIMA, I
    SUGURO, K
    KATAKABE, I
    NAKAJIMA, H
    TSUCHIAKI, M
    ONO, M
    KATSUMATA, Y
    IWAI, H
    [J]. IEEE TRANSACTIONS ON ELECTRON DEVICES, 1995, 42 (05) : 915 - 922
  • [7] RETRACTED: A Compact Model for Digital Circuits Operating Near Threshold in Deep-Submicrometer MOSFET (Retracted Article)
    Wang, Wenjie
    Yu, Pingping
    Jiang, Yanfeng
    [J]. IEEE TRANSACTIONS ON ELECTRON DEVICES, 2019, 66 (05) : 2081 - 2085
  • [8] Estimation of Upper Bound of Power Dissipation in QCA Circuits
    Srivastava, Saket
    Sarkar, Sudeep
    Bhanja, Sanjukta
    [J]. IEEE TRANSACTIONS ON NANOTECHNOLOGY, 2009, 8 (01) : 116 - 127
  • [9] Estimation of power dissipation in switched-capacitor circuits
    Casinovi, G
    Young, C
    [J]. IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2003, 22 (12) : 1625 - 1636
  • [10] Statistical estimation of average power dissipation in sequential circuits
    Yuan, LP
    Teng, CC
    Kang, SM
    [J]. DESIGN AUTOMATION CONFERENCE - PROCEEDINGS 1997, 1997, : 377 - 382
12345