Effect of temperature on analog performance of Mg2Si source heterojunction double gate tunnel field effect transistor

被引:3
|
作者
Dassi, Minaxi [1 ]
Madan, Jaya [2 ]
Pandey, Rahul [2 ]
Sharma, Rajnish [2 ]
机构
[1] Chitkara Univ, Sch Engn & Technol, Haryana, Himachal Prades, India
[2] Chitkara Univ, Inst Engn & Technol, VLSI Ctr Excellence, Rajpura, Punjab, India
关键词
Band to band tunneling; DG-TFET; Source material engineering (SME); Staggered type heterojunction; Magnesium silicide; Temperature affectability; FET; SUBTHRESHOLD; RELIABILITY; DEPENDENCE; GROWTH; GAP;
D O I
10.1016/j.matpr.2020.04.834
中图分类号
T [工业技术];
学科分类号
08 ;
摘要
Tunnel field effect transistor (TFET) has been recognized as a better candidate to replace Metal Oxide Semiconductor Field Effect Transistor (MOSFET) owing to its competence to achieve subthreshold swing (SS) less than 60 mV/decade and to reduce short channel effects (SCEs). However, certain limitations (low ON current and ambipolar conduction) need to be overcome so as to enhance the performance of TFET. In this paper, source material engineering (SME) is investigated to enhance ION, by replacing the material of the source region of conventional silicon double gate (DG) TFET by a low bandgap material Magnesium Silicide (Mg2Si). It is observed from simulation results that with Mg2Si as a source presented superior performance with reference to I-ON, V-th, SS, and I-ON/I-OFF ratio as compared to the conventional Si DG-TFET. Further, reliability issues related to the temperature affectability for the electrical/analog performance of the proposed device is investigated for ambient temperature range (200 K to 400 K). The study done for temperature affectability reveals that, Shockley-Read-Hall recombination dominates in the subthreshold region and band to band tunneling (BTBT) mechanism is dominant in superthreshold region. Furthermore, as temperature is elevated from 200 K to 400 K, I-OFF shows significant degradation by an order of 10(6). Also, it is evident that with increase in temperature threshold voltage (V-th) decreases and transconductance (g(m)) increases. This study will be helpful in achieving the better performance for Mg2Si source DG-TFET implemented in analog applications. (C) 2020 Elsevier Ltd. All rights reserved. Selection and peer-review under responsibility of the scientific committee of the International Conference on Aspects of Materials Science and Engineering.
引用
收藏
页码:1520 / 1524
页数:5
相关论文
共 50 条
  • [41] The Structural Performance of a Novel Double-Stacked Heterogeneous Gate Heterojunction Tunneling Field-Effect Transistor
    Chen, Qing
    Liu, Hanxiao
    Miao, Ruixia
    Sun, Rong
    Yang, Lulu
    Qi, Zengwei
    Yang, Xiaofeng
    He, Wei
    PHYSICA STATUS SOLIDI A-APPLICATIONS AND MATERIALS SCIENCE, 2024, 221 (04):
  • [42] Tunnel Field Effect Transistor with Ferroelectric Gate Insulator
    Lee, Kitae
    Lee, Junil
    Kim, Sihyun
    Park, Euyhwan
    Lee, Ryoongbin
    Kim, Hyun-Min
    Kim, Sangwan
    Park, Byung-Gook
    JOURNAL OF NANOSCIENCE AND NANOTECHNOLOGY, 2019, 19 (10) : 6095 - 6098
  • [43] Performance enhancement of the tunnel field effect transistor using a SiGe source
    Patel, Nayan B.
    Ramesha, A.
    Mahapatra, Santanu
    PROCEEDINGS OF THE 2007 INTERNATIONAL WORKSHOP ON THE PHYSICS OF SEMICONDUCTOR DEVICES: IWPSD-2007, 2007, : 111 - 114
  • [44] Analog/RF Performance Estimation of a Dopingless Symmetric Tunnel Field Effect Transistor
    Kumari Nibha Priyadarshani
    Sangeeta Singh
    Kunal Singh
    Journal of Electronic Materials, 2021, 50 : 4962 - 4973
  • [45] PERFORMANCE ANALYSIS OF JUNCTIONLESS GATE ALL AROUND TUNNEL FIELD EFFECT TRANSISTOR
    Moni, D. Jackuline
    Sundari, T. Jaspar Vinitha
    PROCEEDINGS OF THE 3RD INTERNATIONAL CONFERENCE ON DEVICES, CIRCUITS AND SYSTEMS (ICDCS) 2016, 2016, : 262 - 266
  • [46] Analog/RF Performance Estimation of a Dopingless Symmetric Tunnel Field Effect Transistor
    Priyadarshani, Kumari Nibha
    Singh, Sangeeta
    Singh, Kunal
    JOURNAL OF ELECTRONIC MATERIALS, 2021, 50 (08) : 4962 - 4973
  • [47] Performance Improvement of Tunnel Field Effect Transistor Using Double Pocket
    Ahmed, Syed Afzal
    Alam, Naushad
    JOURNAL OF NANOELECTRONICS AND OPTOELECTRONICS, 2019, 14 (08) : 1148 - 1157
  • [48] Double-gate line-tunneling field-effect transistor devices for superior analog performance
    Simhadri, Hariprasad
    Dan, Surya Shankar
    Yadav, Ramakant
    Mishra, Ashutosh
    INTERNATIONAL JOURNAL OF CIRCUIT THEORY AND APPLICATIONS, 2021, 49 (07) : 2094 - 2111
  • [49] DC and analog/RF performance analysis of gate extended U-shaped channel tunnel field effect transistor
    Debnath, Radhe Gobinda
    Baruah, Karabi
    Baishya, Srimanta
    MICROSYSTEM TECHNOLOGIES-MICRO-AND NANOSYSTEMS-INFORMATION STORAGE AND PROCESSING SYSTEMS, 2020, 26 (09): : 2793 - 2799
  • [50] DC and analog/RF performance analysis of gate extended U-shaped channel tunnel field effect transistor
    Radhe Gobinda Debnath
    Karabi Baruah
    Srimanta Baishya
    Microsystem Technologies, 2020, 26 : 2793 - 2799