Effect of temperature on analog performance of Mg2Si source heterojunction double gate tunnel field effect transistor

被引:3
|
作者
Dassi, Minaxi [1 ]
Madan, Jaya [2 ]
Pandey, Rahul [2 ]
Sharma, Rajnish [2 ]
机构
[1] Chitkara Univ, Sch Engn & Technol, Haryana, Himachal Prades, India
[2] Chitkara Univ, Inst Engn & Technol, VLSI Ctr Excellence, Rajpura, Punjab, India
关键词
Band to band tunneling; DG-TFET; Source material engineering (SME); Staggered type heterojunction; Magnesium silicide; Temperature affectability; FET; SUBTHRESHOLD; RELIABILITY; DEPENDENCE; GROWTH; GAP;
D O I
10.1016/j.matpr.2020.04.834
中图分类号
T [工业技术];
学科分类号
08 ;
摘要
Tunnel field effect transistor (TFET) has been recognized as a better candidate to replace Metal Oxide Semiconductor Field Effect Transistor (MOSFET) owing to its competence to achieve subthreshold swing (SS) less than 60 mV/decade and to reduce short channel effects (SCEs). However, certain limitations (low ON current and ambipolar conduction) need to be overcome so as to enhance the performance of TFET. In this paper, source material engineering (SME) is investigated to enhance ION, by replacing the material of the source region of conventional silicon double gate (DG) TFET by a low bandgap material Magnesium Silicide (Mg2Si). It is observed from simulation results that with Mg2Si as a source presented superior performance with reference to I-ON, V-th, SS, and I-ON/I-OFF ratio as compared to the conventional Si DG-TFET. Further, reliability issues related to the temperature affectability for the electrical/analog performance of the proposed device is investigated for ambient temperature range (200 K to 400 K). The study done for temperature affectability reveals that, Shockley-Read-Hall recombination dominates in the subthreshold region and band to band tunneling (BTBT) mechanism is dominant in superthreshold region. Furthermore, as temperature is elevated from 200 K to 400 K, I-OFF shows significant degradation by an order of 10(6). Also, it is evident that with increase in temperature threshold voltage (V-th) decreases and transconductance (g(m)) increases. This study will be helpful in achieving the better performance for Mg2Si source DG-TFET implemented in analog applications. (C) 2020 Elsevier Ltd. All rights reserved. Selection and peer-review under responsibility of the scientific committee of the International Conference on Aspects of Materials Science and Engineering.
引用
收藏
页码:1520 / 1524
页数:5
相关论文
共 50 条
  • [1] Impact of interfacial charges on analog and RF performance of Mg2Si source heterojunction double-gate tunnel field effect transistor
    Minaxi Dassi
    Jaya Madan
    Rahul Pandey
    Rajnish Sharma
    Journal of Materials Science: Materials in Electronics, 2021, 32 : 23863 - 23879
  • [2] Impact of interfacial charges on analog and RF performance of Mg2Si source heterojunction double-gate tunnel field effect transistor
    Dassi, Minaxi
    Madan, Jaya
    Pandey, Rahul
    Sharma, Rajnish
    JOURNAL OF MATERIALS SCIENCE-MATERIALS IN ELECTRONICS, 2021, 32 (19) : 23863 - 23879
  • [3] Analog performance of double gate junctionless tunnel field effect transistor
    M.W.Akram
    Bahniman Ghosh
    Journal of Semiconductors, 2014, (07) : 41 - 45
  • [4] Analog performance of double gate junctionless tunnel field effect transistor
    MWAkram
    Bahniman Ghosh
    Journal of Semiconductors, 2014, 35 (07) : 41 - 45
  • [5] Analog performance of double gate junctionless tunnel field effect transistor
    Akram, M. W.
    Ghosh, Bahniman
    JOURNAL OF SEMICONDUCTORS, 2014, 35 (07)
  • [6] Performance analysis of InGaAs/GaAsP heterojunction double gate tunnel field effect transistor
    Ahish, S.
    Sharma, Dheeraj
    Vasantha, M. H.
    Kumar, Y. B. N.
    SUPERLATTICES AND MICROSTRUCTURES, 2017, 103 : 93 - 101
  • [7] Design and Analysis of Novel InSb/Si Heterojunction Double Gate Tunnel Field Effect Transistor
    Ahish, S.
    Sharma, Dheeraj
    Vasantha, M. H.
    Kumar, Y. B. N.
    2016 IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI (ISVLSI), 2016, : 105 - 109
  • [8] Device and circuit level performance analysis of novel InAs/Si heterojunction double gate tunnel field effect transistor
    Ahish, S.
    Sharma, Dheeraj
    Vasantha, M. H.
    Kumar, Y. B. N.
    SUPERLATTICES AND MICROSTRUCTURES, 2016, 94 : 119 - 130
  • [9] Effect of Drain Doping and Temperature Variation on the Performance of Heterojunction Double Gate Tunnel Field Effect Transistor from a 2D ATLAS Simulation
    Ahish, S.
    Sharma, Dheeraj
    Kumar, Y. B. N.
    Vasantha, M. H.
    JOURNAL OF NANOELECTRONICS AND OPTOELECTRONICS, 2017, 12 (02) : 162 - 170
  • [10] Effect of Temperature and Gate Stack on the Linearity and Analog Performance of Double Gate Tunnel FET
    Narang, Rakhi
    Saxena, Manoj
    Gupta, R. S.
    Gupta, Mridula
    TRENDS IN NETWORKS AND COMMUNICATIONS, 2011, 197 : 466 - +