Implementation of a neural network for digital pulse shape analysis on a FPGA for on-line identification of heavy ions

被引:18
|
作者
Jimenez, R. [1 ]
Sanchez-Raya, M. [1 ]
Gomez-Galan, J. A. [1 ]
Flores, J. L. [2 ]
Duenas, J. A. [3 ]
Martel, I. [3 ]
机构
[1] Univ Huelva, Dept Ingn Eletron Sistemas Informat & Automat, Huelva 21071, Spain
[2] Univ Huelva, Dept Ingn Elect & Term, Huelva 21071, Spain
[3] Univ Huelva, Dept Fis Aplicada, Huelva 21071, Spain
关键词
Particle identification; Silicon detectors; Pulse shape analysis; Multilayer perceptron; FPGA; DISCRIMINATION;
D O I
10.1016/j.nima.2012.01.034
中图分类号
TH7 [仪器、仪表];
学科分类号
0804 ; 080401 ; 081102 ;
摘要
Pulse shape analysis techniques for the identification of heavy ions produced in nuclear reactions have been recently proposed as an alternative to energy loss and time of flight methods. However this technique requires a large amount of memory for storing the shapes of charge and current signals. We have implemented a hardware solution for fast on-line processing of the signals producing the relevant information needed for particle identification. Since the pulse shape analysis can be formulated in terms of a pattern recognition problem, a neural network has been implemented in a FPGA device. The design concept has been tested using C-12,C-13 ions produced in heavy ion reactions. The actual latency of the system is about 20 mu s when using a clock frequency of 50 MHz. (C) 2012 Elsevier B.V. All rights reserved.
引用
收藏
页码:99 / 104
页数:6
相关论文
共 50 条
  • [1] FPGA implementation of a Recurrent Neural Fuzzy Network for on-line temperature control
    Juang, CF
    Hsu, CH
    Liou, YC
    [J]. 2005 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), VOLS 1-6, CONFERENCE PROCEEDINGS, 2005, : 3043 - 3046
  • [2] Artificial neural network implementation on a single FPGA of a pipelined on-line backpropagation
    Gadea, R
    Cerdá, J
    Ballester, F
    Mocholí, A
    [J]. 13TH INTERNATIONAL SYMPOSIUM ON SYSTEM SYNTHESIS, PROCEEDINGS, 2000, : 225 - 230
  • [3] Pulse coupled neural network implementation in FPGA
    Waldemark, JTA
    Lindblad, T
    Lindsey, CS
    Waldemark, KE
    Oberg, J
    Millberg, M
    [J]. APPLICATIONS AND SCIENCE OF COMPUTATIONAL INTELLIGENCE, 1998, 3390 : 392 - 402
  • [4] FPGA implementation of pulse density Hopfield neural network
    Maeda, Yutaka
    Fukuda, Yoshinori
    [J]. 2007 IEEE INTERNATIONAL JOINT CONFERENCE ON NEURAL NETWORKS, VOLS 1-6, 2007, : 700 - 704
  • [5] Digital Recognition Based on Neural Network and FPGA Implementation
    Zhang, Chaoyue
    Wang, Yu
    Guo, Jinxu
    Zhang, Hao
    [J]. 2017 NINTH INTERNATIONAL CONFERENCE ON INTELLIGENT HUMAN-MACHINE SYSTEMS AND CYBERNETICS (IHMSC 2017), VOL 1, 2017, : 280 - 283
  • [6] Effects of irradiation of energetic heavy ions on digital pulse shape analysis with silicon detectors
    Barlini, S.
    Carboni, S.
    Bardelli, L.
    Le Neindre, N.
    Bini, M.
    Borderie, B.
    Bougault, R.
    Casini, G.
    Edelbruck, P.
    Olmi, A.
    Pasquali, G.
    Poggi, G.
    Rivet, M. F.
    Stefanini, A. A.
    Baiocco, G.
    Berjillos, R.
    Bonnet, E.
    Bruno, M.
    Chbihi, A.
    Cruceru, I.
    Degerlier, M.
    Duenas, J. A.
    Galichet, E.
    Gramegna, F.
    Kordyasz, A.
    Kozik, T.
    Kravchuk, V. L.
    Lopez, O.
    Marchi, T.
    Martel, I.
    Morelli, L.
    Parlog, M.
    Piantelli, S.
    Petrascu, H.
    Rosato, E.
    Seredov, V.
    Vient, E.
    Vigilante, M.
    [J]. NUCLEAR INSTRUMENTS & METHODS IN PHYSICS RESEARCH SECTION A-ACCELERATORS SPECTROMETERS DETECTORS AND ASSOCIATED EQUIPMENT, 2013, 707 : 89 - 98
  • [7] Implementation of pulse coupled neural network neuron into FPGA device
    Sevcik, Peter
    [J]. IFAC WORKSHOP ON PROGRAMMABLE DEVICES AND EMBEDDED SYSTEMS (PDES 2009), PROCEEDINGS, 2009, : 55 - 58
  • [8] Digital Artificial Neural Network Implementation on a FPGA for Data Classification
    Morales, C.
    Flores, U.
    Adam, M.
    Diaz, M.
    Caballero, J. A.
    Criado, D.
    Pavoni, S.
    [J]. IEEE LATIN AMERICA TRANSACTIONS, 2015, 13 (10) : 3216 - 3220
  • [9] A digital neural network FPGA direct hardware implementation algorithm
    Dinu, Andrei
    Cirstea, Marcian
    [J]. 2007 IEEE INTERNATIONAL SYMPOSIUM ON INDUSTRIAL ELECTRONICS, PROCEEDINGS, VOLS 1-8, 2007, : 2307 - +
  • [10] Background identification by digital pulse shape analysis
    Hellmig, J
    KlapdorKleingrothaus, HV
    Petry, F
    [J]. NUCLEAR PHYSICS B, 1996, : 254 - 256