Measurement of Side-Channel Information from Cryptographic Devices on Security Evaluation Platform: Demonstration of SPACES Project

被引:0
|
作者
Endo, Sho [1 ]
Hayashi, Yu-ichi [1 ]
Homma, Naofumi [1 ]
Aoki, Takafumi [1 ]
Katashita, Toshihiro [2 ]
Hori, Yohei [2 ]
Sakiyama, Kazuo [3 ]
Nagata, Makoto [4 ]
Danger, Jean-Luc [5 ]
Le, Thanh-Ha [6 ]
Sabet, Pirouz Bazargan [7 ]
机构
[1] Tohoku Univ, Grad Sch Informat Sci, Sendai, Miyagi 980, Japan
[2] Natl Inst Adv Ind Sci & Technol, Tokyo, Japan
[3] Univ Electrocommun, Chofu, Tokyo, Japan
[4] Kobe Univ, Kobe, Hyogo, Japan
[5] Telecom ParisTech, Paris, France
[6] Morpho, Paris, France
[7] Paris VI Univ, Paris, France
关键词
SPACES project; Security evaluation platform; On-chip glitchy-clock generator; Fault attacks; RSA; FAULT ATTACKS;
D O I
暂无
中图分类号
TP301 [理论、方法];
学科分类号
081202 ;
摘要
The SPACES project is a Japanese-French joint research project that aims to establish a new security evaluation methodology for cryptographic devices. We introduce one of the SPACES project outcomes associated with the development of the security evaluation platform for cryptographic devices. The new feature of the proposed system is to include a newly-developed Side-channel Attack Standard Evaluation Board (SASEBO) and a fault -injection module based on a glitchy-clock generator implemented in an FPGA on the SASEBO. We also show that we can efficiently collect and analyze the side-channel information with the proposed system.
引用
收藏
页码:313 / 316
页数:4
相关论文
共 50 条
  • [1] Improvement of Electromagnetic Side-Channel Information Measurement Platform
    Yuan, Shih-Yi
    Liu, Wei-Sheng
    [J]. SENSORS, 2023, 23 (06)
  • [2] Protecting cryptographic integrated circuits with side-channel information
    Nagata, Makoto
    Fujimoto, Daisuke
    Miura, Noriyuki
    Homma, Naofumi
    Hayashi, Yu-ichi
    Sakiyama, Kazuo
    [J]. IEICE ELECTRONICS EXPRESS, 2017, 14 (02): : 1 - 13
  • [3] Quantitative Evaluation of Side-channel Security
    Li, Huiyun
    Chen, Tingding
    Wu, Keke
    Yu, Fengqi
    [J]. 2009 ASIA-PACIFIC CONFERENCE ON INFORMATION PROCESSING (APCIP 2009), VOL 2, PROCEEDINGS, 2009, : 456 - 460
  • [4] Electromagnetic Information Leakage for Side-Channel Analysis of Cryptographic Modules
    Homma, Naofumi
    Aoki, Takafumi
    Satoh, Akashi
    [J]. 2010 IEEE INTERNATIONAL SYMPOSIUM ON ELECTROMAGNETIC COMPATIBILITY (EMC 2010), 2010, : 97 - 102
  • [5] Leveraging Side-Channel Information for Disassembly and Security
    Park, Jungmin
    Rahman, Fahim
    Vassilev, Apostol T.
    Forte, Domenic
    Tehranipoor, Mark
    [J]. ACM JOURNAL ON EMERGING TECHNOLOGIES IN COMPUTING SYSTEMS, 2020, 16 (01)
  • [6] Automated design of cryptographic devices resistant to multiple side-channel attacks
    Kulikowski, Konrad
    Smirnov, Alexander
    Taubin, Alexander
    [J]. CRYPTOGRAPHIC HARDWARE AND EMBEDDED SYSTEMS - CHES 2006, PROCEEDINGS, 2006, 4249 : 399 - 413
  • [7] Security Evaluation of Cryptographic Modules against Side-Channel Attack using a Biased Data Set
    Matsubayashi, Masato
    Guntur, Hendra
    Satoh, Akashi
    [J]. 2017 IEEE 6TH GLOBAL CONFERENCE ON CONSUMER ELECTRONICS (GCCE), 2017,
  • [8] Evaluation of Side-Channel Leakage Simulation by Using EMC Macro-Model of Cryptographic Devices
    Yano, Yusuke
    Iokibe, Kengo
    Teshima, Toshiaki
    Toyota, Yoshitaka
    Katashita, Toshihiro
    Hori, Yohei
    [J]. IEICE TRANSACTIONS ON COMMUNICATIONS, 2021, E104B (02) : 178 - 186
  • [9] μLeech: A Side-Channel Evaluation Platform for IoT
    Moukarzel, Michael
    Eisenbarth, Thomas
    Sunar, Berk
    [J]. 2017 IEEE 60TH INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS (MWSCAS), 2017, : 25 - 28
  • [10] Side-channel attack countermeasure evaluation of cryptographic hardware implementation circuit
    Asai, Toshiya
    Asahi, Kensaku
    Shiozaki, Mitsuru
    Fujino, Takeshi
    Yoshikawa, Masaya
    [J]. IEEJ Transactions on Electronics, Information and Systems, 2014, 134 (12) : 1767 - 1774