Resolving Discrete Emission Events: a New Perspective for Detrapping Investigation in NAND Flash Memories

被引:0
|
作者
Miccoli, Carmine [1 ]
Barber, John [2 ]
Compagnoni, Christian Monzio [1 ]
Paolucci, Giovanni M. [1 ]
Kessenich, Jeffrey [2 ]
Lacaita, Andrea L. [1 ,3 ]
Spinelli, Alessandro S. [1 ,3 ]
Koval, Randy J. [4 ]
Goda, Akira [2 ]
机构
[1] Politecn Milan, Dipartimento Elettron Informaz & Bioingn, Piazza L da Vinci 32, I-20133 Milan, Italy
[2] Micron Technology Inc, Boise, ID 83716 USA
[3] IFN CNR, Milan, Italy
[4] Intel Corp, Boise, ID 83716 USA
来源
2013 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM (IRPS) | 2013年
关键词
Flash memories; program/erase cycling; semiconductor device reliability; semiconductor device modeling; DEGRADATION; RELIABILITY; STRESS;
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
We report the first experimental evidence of discrete threshold-voltage transients on high-density NAND Flash arrays during post-cycling data retention. Proper choice of experimental conditions eliminates the impact of averaging effects and disturbs on the transients, enabling clear detection of single charge emission events from/to the tunnel oxide of sub-30nm NAND Flash cells. A stochastic model for the discrete emission process was developed from experimental data, demonstrating that number fluctuation of charges trapped in the tunnel oxide and the statistical nature of their emission dynamics strongly affect the post-cycling data retention performance of the arrays. These results pave the way for further analyses of NAND Flash reliability, where the behavior of single electrons and defects can be monitored and facilitate detailed assessments of the fundamental scaling challenges arising from the discrete nature of charge trapping/detrapping.
引用
收藏
页数:6
相关论文
共 24 条
  • [21] New Read Schemes to Reduce Read Disturbance Due to HCI in Full Boosting Channel 3-D NAND Flash Memories
    Jo, Hyungjun
    Shin, Hyungcheol
    2021 SILICON NANOELECTRONICS WORKSHOP (SNW), 2021, : 39 - 40
  • [22] Thorough investigation of Si-nanocrystal memories with high-k interpoly dielectrics for sub-45nm node Flash NAND applications
    Molas, G.
    Bocquet, M.
    Buckley, J.
    Colonna, J. P.
    Masarotto, L.
    Grampeix, H.
    Martin, F.
    Vidal, V.
    Toffoli, A.
    Brianceau, P.
    Vermande, L.
    Scheiblin, P.
    Gely, A.
    Papon, A. M.
    Auvert, G.
    Perniola, L.
    Licitra, C.
    Veyron, T.
    Rochat, N.
    Bongiorno, C.
    Lombardo, S.
    De Salvo, B.
    Deleonibus, S.
    2007 IEEE INTERNATIONAL ELECTRON DEVICES MEETING, VOLS 1 AND 2, 2007, : 453 - +
  • [23] A New Semi-Analytical Model for Erase Transients of 3-D Gate-All-Around (GAA) NAND Flash Memories
    Yoo, Jinil
    Choi, Haechan
    Shin, Hyungcheol
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2024, 71 (11) : 6665 - 6671
  • [24] New Statistical Data and Modeling of Stress-Induced Leakage Current in 3D-NAND Floating Gate Non-Volatile Flash Memories
    Chimenton, Andrea
    Mielke, Neal R.
    Cho, Eunhwan
    Kalastirsky, Ivan
    IEEE ELECTRON DEVICE LETTERS, 2022, 43 (01) : 29 - 31