Design of High Speed Carry Select Adder Using Brent Kung Adder

被引:0
|
作者
Potdukhe, Pappu P. [1 ]
Jaiswal, Vishal D. [1 ]
机构
[1] DMIETR, Dept E&Tc Engn, Wardha, MH, India
关键词
Brent Kung (BK) Adder; Ripple Carry Adder; Power; Delay;
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
In this paper, Carry Select Adder (CSA) architecture are proposed using parallel prefix adder. Instead of using 4-bit Ripple Carry Adder (RCA), parallel prefix adder i.e., 4-bit Brent Kung (BK) adder is used to design CSA. Adders are key element in digital design, performing not only addition operation, but also many other function such as subtraction, multiplication and division. Ripple Carry Adder ( RCA) gives the most complicated design as-well-as longer computation time. The time critical application use Brent Kung parallel prefix adder to drive fast results but they lead to increase in area. Carry Select Adder understands between RCA and BK in term of area and delay. Delay of RCA is larger therefore we have replaced it with Brent Kung parallel prefix adder which gives fast result. Power and delay of 4-bit RCA and 4-bit BK adder architecture are calculated at different input voltage. This paper describes comparative performance of 4-bit RCA and 4-Bit BK parallel prefix adder designed using TANNER EDA tool.
引用
收藏
页码:652 / 655
页数:4
相关论文
共 50 条
  • [1] Design of Low Power and High Speed Carry Select Adder Using Brent Kung Adder
    Saxena, Pallavi
    [J]. 2015 INTERNATIONAL CONFERENCE ON VLSI SYSTEMS, ARCHITECTURE, TECHNOLOGY AND APPLICATIONS (VLSI-SATA), 2015,
  • [2] A Novel Implementation of High Speed Modified Brent Kung Carry Select Adder
    Hepzibha, K. Golda
    Subha, C. P.
    [J]. PROCEEDINGS OF THE 10TH INTERNATIONAL CONFERENCE ON INTELLIGENT SYSTEMS AND CONTROL (ISCO'16), 2016,
  • [3] Area and Delay Carry Select Adder Using Brent Kung Architecture
    Krishnamoorthy, Raja
    Durgadevi, S.
    Maheshwari, S.
    [J]. 2017 IEEE INTERNATIONAL CONFERENCE ON ELECTRICAL, INSTRUMENTATION AND COMMUNICATION ENGINEERING (ICEICE), 2017,
  • [4] Implementation and Comparison of VLSI Architectures of 16 Bit Carry Select Adder Using Brent Kung Adder
    Kumar, N. Udaya
    Sindhuri, K. Bala
    Teja, K. Durga
    Satish, D. Sai
    [J]. 2017 INNOVATIONS IN POWER AND ADVANCED COMPUTING TECHNOLOGIES (I-PACT), 2017,
  • [5] Design of High Speed Carry Select Adder using Modified Parallel Prefix Adder
    Hebbar, Abhishek R.
    Srivastava, Piyush
    Joshi, Vinod Kumar
    [J]. 8TH INTERNATIONAL CONFERENCE ON ADVANCES IN COMPUTING & COMMUNICATIONS (ICACC-2018), 2018, 143 : 317 - 324
  • [6] Design of high speed hybrid carry select adder
    Parmar, Shivani
    Singh, Kirat Pal
    [J]. PROCEEDINGS OF THE 2013 3RD IEEE INTERNATIONAL ADVANCE COMPUTING CONFERENCE (IACC), 2013, : 1656 - 1663
  • [7] Design of High Speed Carry Save Adder using Carry Lookahead Adder
    Javali, Ravikumar A.
    Nayak, Ramanath J.
    Mhetar, Ashish M.
    Lakkannavar, Manjunath C.
    [J]. 2014 INTERNATIONAL CONFERENCE ON CIRCUITS, COMMUNICATION, CONTROL AND COMPUTING (I4C), 2014, : 33 - 36
  • [8] Carry-select adder using single ripple-carry adder
    Chang, TY
    Hsiao, MJ
    [J]. ELECTRONICS LETTERS, 1998, 34 (22) : 2101 - 2103
  • [9] Design and Implementation of a Power and Speed Efficient Carry Select Adder on FPGA
    Chawla, Simarpreet Singh
    Aggarwal, Swapnil
    Goel, Nidhi
    Bhatia, Mantek Singh
    [J]. PROCEEDINGS OF THE 10TH INDIACOM - 2016 3RD INTERNATIONAL CONFERENCE ON COMPUTING FOR SUSTAINABLE GLOBAL DEVELOPMENT, 2016, : 571 - 576
  • [10] Design of Carry Select Adder for Low-Power and High Speed VLSI Applications
    Naik, M. Vinod Kumar
    Aneesh, Mohammed Y.
    [J]. 2015 IEEE INTERNATIONAL CONFERENCE ON ELECTRICAL, COMPUTER AND COMMUNICATION TECHNOLOGIES, 2015,