Air Cavity Transmission Lines for Off-Chip Interconnects Characterized to 40 GHz

被引：5

作者：

Spencer, Todd J. ^{[1
]}

Saha, Rajarshi ^{[1
]}

Chen, Jikai ^{[2
]}

Bashirullah, Rizwan ^{[2
]}

Kohl, Paul A. ^{[3
]}

机构：

[1] Georgia Inst Technol, Dept Chem Engn, Atlanta, GA 30332 USA

[2] Univ Florida, Dept Elect Engn, Gainesville, FL 32601 USA

[3] Georgia Inst Technol, Dept Chem & Biomol Engn, Atlanta, GA 30332 USA

来源：

IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY | 2012年 / 2卷 / 03期

关键词：

Air gap; interconnect; microstrip; off-chip; COPPER; GAPS;

D O I：

10.1109/TCPMT.2011.2179045

中图分类号：

T [工业技术];

学科分类号：

08 ;

摘要：

In this paper, air cavity transmission lines are integrated into printed circuit boards and packages to enable high-speed low-loss chip-to-chip communication. Microstripline and parallel plate structures with copper conductors separated by an air gap dielectric layer are described. The structures use a sacrificial placeholder material along with conventional microelectronics techniques to create a unique buried copper-air-copper microstripline structure. Transmission lines were characterized by S-parameter measurements to 40 GHz. The capacitance was tracked during fabrication to analyze the impact of the air gap. The effective dielectric constant of the final buried copper-air-copper structure was as low as 1.25.

引用

页码：367 / 374

页数：8

共 50 条

[1] A power reduction method for off-chip interconnects
Devisch, F
Stiens, J
Vounckx, R
Kuijk, M
ISCAS 2000: IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS - PROCEEDINGS, VOL IV: EMERGING TECHNOLOGIES FOR THE 21ST CENTURY, 2000, : 265 - 268
[2] Overview of Carbon Nanotubes as Off-Chip Interconnects
Zhang, Xia
Wang, Teng
Liu, Johan
Andersson, Cristina
ESTC 2008: 2ND ELECTRONICS SYSTEM-INTEGRATION TECHNOLOGY CONFERENCE, VOLS 1 AND 2, PROCEEDINGS, 2008, : 633 - +
[3] Off-Chip Printed Interconnects for Ultrathin Flexible Products
Alemohammad, Hamid
Zadeh, Amir
Sheats, Jayna
Toyserkani, Ehsan
NANOTECHNOLOGY 2012, VOL 2: ELECTRONICS, DEVICES, FABRICATION, MEMS, FLUIDICS AND COMPUTATIONAL, 2012, : 68 - 70
[4] Context-independent codes for off-chip interconnects
Mohanram, K
Rixner, S
POWER-AWARE COMPUTER SYSTEMS, 2005, 3471 : 107 - 119
[5] Boosting Off-chip Interconnects through Chip-to-Chip Capacitive Coupled Communication
Zhang, Xiang
Park, Dongwon
Cheng, Chung-Kuan
2017 IEEE 26TH CONFERENCE ON ELECTRICAL PERFORMANCE OF ELECTRONIC PACKAGING AND SYSTEMS (EPEPS), 2017,
[6] Boosting Off-chip Interconnects through Power Line Communication
Zhang, Xiang
Coutts, Ryan
Cheng, Chung-Kuan
2016 IEEE 25TH CONFERENCE ON ELECTRICAL PERFORMANCE OF ELECTRONIC PACKAGING AND SYSTEMS (EPEPS), 2016, : 189 - 191
[7] Investigation of Dual Electrical Paths for Off-Chip Compliant Interconnects
Okereke, Raphael
Kacker, Karan
Sitaraman, Suresh K.
JOURNAL OF ELECTRONIC PACKAGING, 2013, 135 (03)
[8] HIGH-ASPECT-RATIO LINES AS LOW DISTORTION, HIGH-FREQUENCY OFF-CHIP INTERCONNECTS
BLENNEMANN, HC
PEASE, RFW
IEEE TRANSACTIONS ON COMPONENTS HYBRIDS AND MANUFACTURING TECHNOLOGY, 1993, 16 (07): : 692 - 698
[9] Signal propagation on seamless high off-chip connectivity (SHOCC) interconnects
Afonso, S
Brown, WD
Schaper, LW
Parkerson, JP
ELECTRICAL PERFORMANCE OF ELECTRONIC PACKAGING, 1998, : 31 - 34
[10] A heterogeneous array of off-chip interconnects for optimum mechanical and electrical performance
Kacker, Karan
Sokol, Thomas
Yun, Wansuk
Swaminathan, Madhavan
Sitaraman, Suresh K.
JOURNAL OF ELECTRONIC PACKAGING, 2007, 129 (04) : 460 - 468

← 1 2 3 4 5 →