A Frequency-Locked Loop Based on an Oxide Electrothermal Filter in Standard CMOS

被引:0
|
作者
Pedala, Lorenzo [1 ]
Gurleyuk, Cagri [1 ]
Pan, Sining [1 ]
Sebastiano, Fabio [1 ]
Makinwa, Kofi A. A. [1 ]
机构
[1] Delft Univ Technol, Elect Instrumentat Lab, Delft, Netherlands
关键词
frequency reference; oxide; thermal diffusivity; CMOS; THERMAL-DIFFUSIVITY; TEMPERATURE SENSOR;
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
The thermal diffusivity of silicon D-Si has been used to realize fully-CMOS frequency references. However, due to the temperature dependence of D-Si, the accuracy of such frequency references is limited to about 1000 ppm (-55 degrees C to 125 degrees C, onepoint trim) due to the inaccuracy of the on-chip temperature compensation circuitry. As an alternative, we propose a frequency reference based on the thermal diffusivity of silicon dioxide D-Ox. Since the temperature dependence of D-Ox is much less than that of D-Si, the resulting frequency reference will be much more stable over temperature. To investigate this idea, a thermal-diffusivity-based frequency-locked loop (FLL) was realized in 0.18-mu m CMOS. With ideal temperature compensation, the proposed frequency reference achieves an inaccuracy of 90 ppm (-45 degrees C to 85 degrees C, two-point trim). Even with 0.1 degrees C inaccuracy, which can be achieved by BJT-based temperature sensors, 200 ppm can still be achieved. This demonstrates the feasibility of high-accuracy oxide-based frequency references in standard CMOS.
引用
收藏
页码:7 / 10
页数:4
相关论文
共 50 条
  • [21] A Digital Frequency-Locked Loop System for Capacitance Measurement
    Dean, Robert Neal
    Rane, Aditi Kiran
    IEEE TRANSACTIONS ON INSTRUMENTATION AND MEASUREMENT, 2013, 62 (04) : 777 - 784
  • [22] 50-MHZ PHASE-LOCKED AND FREQUENCY-LOCKED LOOP
    CORDELL, RR
    FORNEY, JB
    DUNN, CN
    GARRETT, WG
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1979, 14 (06) : 1003 - 1010
  • [23] Multiple Delayed Signal Cancellation Filter-Based Enhanced Frequency-Locked Loop Under Adverse Grid Conditions
    Gulipalli, Surya Chandra
    Gude, Srinivas
    Chu, Chia-Chi
    2021 IEEE INDUSTRY APPLICATIONS SOCIETY ANNUAL MEETING (IAS), 2021,
  • [24] Enhanced Frequency-Locked Loop Based on a Third-Order Generalized Integrator
    Fang, Jiayu
    Yang, Shuying
    Xie, Zhen
    Wang, Lingxiang
    2021 IEEE 12TH INTERNATIONAL SYMPOSIUM ON POWER ELECTRONICS FOR DISTRIBUTED GENERATION SYSTEMS (PEDG), 2021,
  • [25] Moving-Window DFT Based Frequency-Locked Loop for FM Demodulation
    Singh, Ksh. Milan
    Sumathi, P.
    IEEE COMMUNICATIONS LETTERS, 2016, 20 (05) : 898 - 901
  • [26] Multiple Delayed Signal Cancellation Filter-Based Enhanced Frequency-Locked Loop Under Adverse Grid Conditions
    Gulipalli, Surya Chandra
    Gude, Srinivas
    Peng, Szu-Chi
    Chu, Chia-Chi
    IEEE TRANSACTIONS ON INDUSTRY APPLICATIONS, 2022, 58 (05) : 6612 - 6628
  • [27] Enhanced Frequency-Locked Loop Based on a Third-Order Generalized Integrator
    Fang, Jiayu
    Yang, Shuying
    Xie, Zhen
    Wang, Lingxiang
    2021 IEEE 12TH INTERNATIONAL SYMPOSIUM ON POWER ELECTRONICS FOR DISTRIBUTED GENERATION SYSTEMS (PEDG), 2021,
  • [28] A Frequency Estimation Insight for Analyzing Synchronization Stability of Frequency-Locked Loop
    Shi, Wenshuai
    Yu, Jingrong
    IEEE TRANSACTIONS ON POWER DELIVERY, 2023, 38 (06) : 4017 - 4028
  • [29] Design and optimization of CMOS glitch-free frequency-to-voltage converter for frequency-locked loop at GHz ranges
    Dandan Zheng
    Zhe Liu
    Xiao-Peng Yu
    Kai Huang
    Analog Integrated Circuits and Signal Processing, 2019, 98 : 627 - 632
  • [30] 1.25-Gb/s 0.25-μm CMOS clock recovery based on phase- and frequency-locked loop
    Hu, Y
    Wang, ZG
    2003 IEEE CONFERENCE ON ELECTRON DEVICES AND SOLID-STATE CIRCUITS, 2003, : 179 - 182