共 50 条
- [23] Multiple Delayed Signal Cancellation Filter-Based Enhanced Frequency-Locked Loop Under Adverse Grid Conditions 2021 IEEE INDUSTRY APPLICATIONS SOCIETY ANNUAL MEETING (IAS), 2021,
- [24] Enhanced Frequency-Locked Loop Based on a Third-Order Generalized Integrator 2021 IEEE 12TH INTERNATIONAL SYMPOSIUM ON POWER ELECTRONICS FOR DISTRIBUTED GENERATION SYSTEMS (PEDG), 2021,
- [27] Enhanced Frequency-Locked Loop Based on a Third-Order Generalized Integrator 2021 IEEE 12TH INTERNATIONAL SYMPOSIUM ON POWER ELECTRONICS FOR DISTRIBUTED GENERATION SYSTEMS (PEDG), 2021,
- [29] Design and optimization of CMOS glitch-free frequency-to-voltage converter for frequency-locked loop at GHz ranges Analog Integrated Circuits and Signal Processing, 2019, 98 : 627 - 632
- [30] 1.25-Gb/s 0.25-μm CMOS clock recovery based on phase- and frequency-locked loop 2003 IEEE CONFERENCE ON ELECTRON DEVICES AND SOLID-STATE CIRCUITS, 2003, : 179 - 182