Corrections to 'Area- and Power-Efficient Design of Daubechies Wavelet Transforms Using Folded AIQ Mapping'

被引：1

作者：

Lai, Shin-Chi ^{[1
]}

Yeh, Yi-Ping ^{[1
]}

Lei, Sheau-Fang ^{[1
]}

机构：

[1] Natl Cheng Kung Univ, Dept Elect Engn, Tainan 701, Taiwan

来源：

IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS | 2012年 / 59卷 / 08期

关键词：

Algebraic integer quantization (AIQ); Daubechies wavelet; error-free algorithm; folded mapping;

D O I：

10.1109/TCSII.2012.2204115

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

Islam and Wahid proposed an area-and power-efficient design of Daubechies wavelet transforms. However, it was found that the matrix decompositions of the folded algebraic-integer-quantization scheme for DAUB4 and DAUB6 are incorrect and do not correspond with their architecture designs. We propose modifications not only to the algorithm but also to its implementation. Compared with the original method, the proposed design requires fewer adders and maintains the same critical path.

引用

页码：511 / 514

页数：4

共 50 条

[1] Area- and Power-Efficient Design of Daubechies Wavelet Transforms Using Folded AIQ Mapping
Islam, Md. Ashraful
Wahid, Khan A.
[J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2010, 57 (09) : 716 - 720
[2] Area- and Power-Efficient Reconfigurable Architecture for Multifunction Evaluation
Zheng, Sifan
Zhao, Guodong
Wang, Yu
Lyu, Fei
Wang, Yuxuan
Pan, Hongbing
Luo, Yuanyong
[J]. ELECTRONICS, 2022, 11 (20)
[3] An Area- and Power-efficient Monolithic Buck Converter with Fast Transient Response
Wu, Ying
Tsui, Sam Y. S.
Mok, Philip K. T.
[J]. PROCEEDINGS OF THE IEEE 2009 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 2009, : 307 - 310
[4] FDM: Fused Double-Multiply Design for Low-Latency and Area- and Power-Efficient Implementation
Wang, Yu
Liang, Xingcheng
Niu, Shuai
Zhang, Chi
Lyu, Fei
Luo, Yuanyong
[J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2024, 71 (01) : 450 - 454
[5] A Weight Importance Analysis Technique for Area- and Power-Efficient Binary Weight Neural Network Processor Design
Wang, Yin
Xie, Yuxiang
Gan, Jiayan
Chang, Liang
Luo, Chunbo
Zhou, Jun
[J]. COGNITIVE COMPUTATION, 2021, 13 (01) : 179 - 188
[6] A Weight Importance Analysis Technique for Area- and Power-Efficient Binary Weight Neural Network Processor Design
Yin Wang
Yuxiang Xie
Jiayan Gan
Liang Chang
Chunbo Luo
Jun Zhou
[J]. Cognitive Computation, 2021, 13 : 179 - 188
[7] An Area- and Power-Efficient Half-Rate Clock and Data Recovery Circuit
Lee, Yen-Long
Chang, Soon-Jyh
Chu, Rong-Sing
Chen, Yen-Chi
Goh, Jih Ren
Huang, Chung-Ming
[J]. 2014 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2014, : 2129 - 2132
[8] An Area- and Power-Efficient Stochastic Number Generator for Bayesian Sensor Fusion Circuits
Belot, Jeremy
Fesquet, Laurent
Cherkaoui, Abdelkarim
Laurent, Raphael
[J]. IEEE DESIGN & TEST, 2021, 38 (06) : 69 - 77
[9] Area- and power-efficient DC-DC converter with on-chip compensation
Liu, Pang-Jung
Chang, Yi-Hsiang
[J]. ELECTRONICS LETTERS, 2014, 50 (16) : 1157 - +
[10] Area- and Power-Efficient Monolithic Buck Converters With Pseudo-Type III Compensation
Wu, Patrick Y.
Tsui, Sam Y. S.
Mok, Philip K. T.
[J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2010, 45 (08) : 1446 - 1455

← 1 2 3 4 5 →