An Area- and Power-efficient Monolithic Buck Converter with Fast Transient Response

被引：0

作者：

Wu, Ying ^{[1
]}

Tsui, Sam Y. S. ^{[1
]}

Mok, Philip K. T. ^{[1
]}

机构：

[1] Hong Kong Univ Sci & Technol, Hong Kong, Hong Kong, Peoples R China

来源：

PROCEEDINGS OF THE IEEE 2009 CUSTOM INTEGRATED CIRCUITS CONFERENCE | 2009年

关键词：

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

A voltage-mode Buck converter with a novel Pseudo-Type III compensation is presented. It maintains the fast load transient response, as confirmed by the measured loop gain, and 7 mu s settling time for 500mA load current step. It also transforms the Type III compensator into a summation of an area- and power-efficient error amplifier plus a low-power band-pass filter. Consequently, the area and power consumption of proposed compensator is reduced by 80% and 85%.

引用

页码：307 / 310

页数：4

共 50 条

[1] Area- and Power-Efficient Monolithic Buck Converters With Pseudo-Type III Compensation
Wu, Patrick Y.
Tsui, Sam Y. S.
Mok, Philip K. T.
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2010, 45 (08) : 1446 - 1455
[2] Area- and power-efficient DC-DC converter with on-chip compensation
Liu, Pang-Jung
Chang, Yi-Hsiang
ELECTRONICS LETTERS, 2014, 50 (16) : 1157 - +
[3] Area- and Power-Efficient Reconfigurable Architecture for Multifunction Evaluation
Zheng, Sifan
Zhao, Guodong
Wang, Yu
Lyu, Fei
Wang, Yuxuan
Pan, Hongbing
Luo, Yuanyong
ELECTRONICS, 2022, 11 (20)
[4] A Monolithic 2nd-Order Boundary Controller for Buck Converter with Fast Transient Response
Chan, Man Pun
Mok, Philip K. T.
PROCEEDINGS OF THE 2010 IEEE ASIA PACIFIC CONFERENCE ON CIRCUIT AND SYSTEM (APCCAS), 2010, : 468 - 471
[5] A Nonlinear Control Buck Converter with Fast Transient Response
Li, Sizhen
Zou, Xuecheng
Chen, Xiaofei
PROCEEDINGS OF THE 2009 12TH INTERNATIONAL SYMPOSIUM ON INTEGRATED CIRCUITS (ISIC 2009), 2009, : 268 - 271
[6] Area- and Power-Efficient Nearly-Linear Phase Response IIR Filter by Iterative Convex Optimization
Deng, Gelei
Chen, Jiajia
Zhang, Jiaxuan
Chang, Chip-Hong
IEEE ACCESS, 2019, 7 : 22952 - 22965
[7] An Area- and Power-Efficient Half-Rate Clock and Data Recovery Circuit
Lee, Yen-Long
Chang, Soon-Jyh
Chu, Rong-Sing
Chen, Yen-Chi
Goh, Jih Ren
Huang, Chung-Ming
2014 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2014, : 2129 - 2132
[8] An Area- and Power-Efficient Stochastic Number Generator for Bayesian Sensor Fusion Circuits
Belot, Jeremy
Fesquet, Laurent
Cherkaoui, Abdelkarim
Laurent, Raphael
IEEE DESIGN & TEST, 2021, 38 (06) : 69 - 77
[9] Area- and Power-Efficient Design of Daubechies Wavelet Transforms Using Folded AIQ Mapping
Islam, Md. Ashraful
Wahid, Khan A.
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2010, 57 (09) : 716 - 720
[10] An approach for area- and power-efficient low-complexity implementation of multiple antenna transceivers
Huang, E
Khuon, L
Sodini, C
Wornell, G
2006 IEEE RADIO AND WIRELESS SYMPOSIUM, PROCEEDINGS, 2006, : 495 - 498

← 1 2 3 4 5 →