Low-profile and Chip-scale RF FEM using Si-Interposer Technology

被引:0
|
作者
Kim, Seong-Ryul [1 ]
Park, Chngkun [2 ]
Yook, Jong-min [1 ]
机构
[1] Korea Elect Technol Inst, ICT Device Packaging Res Ctr, Seongnam Si, Gyeonggi Provin, South Korea
[2] Soongsil Univ, Sch Elect Engn, Seoul, South Korea
来源
2016 IEEE MTT-S INTERNATIONAL MICROWAVE SYMPOSIUM (IMS) | 2016年
关键词
RF FEM; Embedded IC; IPD; hybrid-IC; Si-interposer; 2.5D IC;
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
In this paper, we have developed the smallest hybrid-IC RF FEM (front-end module) using the thin-film integration and embedded-IC technology. All kinds of passive devices are integrated on a silicon substrate using a standard thin film process and active devices are embedded in cavities of the silicon substrate. An organic lamination process is used to fill a gap between the silicon and embedded IC. The signal via on the laminated organic is made using an UV laser machine. The RF FEM is consisted of three active ICs, PA, LNA, and SPDT switch, where ICs are embedded in the silicon cavity. The depth of the silicon cavity is 120 mu m. Thin film capacitors and spiral inductors integrated on the silicon substrate are used for impedance matching or DC blocking. The measured insertion loss of the SPDT switch was 0.7 dB at 2.45 GHz and the LNA and PA shows more than 20 dB of gain respectively. The size of fabricated RF-FEM is only 2.5 x 4.1 x 0.2 mm(3).
引用
收藏
页数:3
相关论文
共 32 条
  • [1] COMPACT AND LOW-PROFILE GaN HYBRID-IC BASED ON TSV SI-INTERPOSER TECHNOLOGY
    Yook, Jong-Min
    Kim, Dongsu
    Kim, Junchul
    MICROWAVE AND OPTICAL TECHNOLOGY LETTERS, 2017, 59 (05) : 1087 - 1092
  • [2] Landside capacitor efficacy among multi-chip-module using Si-interposer
    Araga Y.
    Kasai R.
    Tanaka D.
    Murakami Y.
    Mihara K.
    Makida K.
    Sonoda H.
    Nagata M.
    Watanabe N.
    Shimamoto H.
    Kikuchi K.
    IEICE Electronics Express, 2021, 18 (09)
  • [3] Landside capacitor efficacy among multi-chip-module using Si-interposer
    Araga, Yuuki
    Kasai, Ryo
    Tanaka, Daisuke
    Murakami, Yoshihide
    Mihara, Kyoshi
    Makida, Kazuo
    Sonoda, Hiroki
    Nagata, Makoto
    Watanabe, Naoya
    Shimamoto, Haruo
    Kikuchi, Katsuya
    IEICE ELECTRONICS EXPRESS, 2021, 18 (09):
  • [4] Silicon-core Coaxial Through Silicon Via for Low-loss RF Si-interposer
    Lee, Won-Chul
    Min, Byung-Wook
    Kim, Jun Chul
    Yook, Jong-Min
    IEEE MICROWAVE AND WIRELESS COMPONENTS LETTERS, 2017, 27 (05) : 428 - 430
  • [5] A Compact and Low-profile GaN Power Amplifier Using Interposer-based MMIC Technology
    Kim, Dongsu
    Yook, Jong Min
    An, Sung Jin
    Kim, Sung Ryul
    Yook, Jong-Gwan
    Kim, Jun Chul
    2014 IEEE 16TH ELECTRONICS PACKAGING TECHNOLOGY CONFERENCE (EPTC), 2014, : 672 - 675
  • [6] A New Method to Fabricate Low-Loss Chip-Scale RF Inductors
    Nation, Joshua C.
    Fiering, Jason
    White, Doug
    Abban, Michael
    Culpepper, Martin L.
    Duwel, Amy
    2014 IEEE MTT-S INTERNATIONAL MICROWAVE SYMPOSIUM (IMS), 2014,
  • [7] Wafer-level chip-scale packaging for low-end RF products
    Bartek, M
    Zilber, B
    Teomin, D
    Polyakov, A
    Sinaga, S
    Mendes, PM
    Burghartz, JN
    2004 Topical Meeting on Silicon Monolithic Integrated Circuits in RF Systems, Digest of Papers, 2004, : 41 - 44
  • [8] Efficient and Low-Backaction Quantum Measurement Using a Chip-Scale Detector
    Rosenthal, Eric, I
    Schneider, Christian M. F.
    Malnou, Maxime
    Zhao, Ziyi
    Leditzky, Felix
    Chapman, Benjamin J.
    Wustmann, Waltraut
    Ma, Xizheng
    Palken, Daniel A.
    Zanner, Maximilian F.
    Vale, Leila R.
    Hilton, Gene C.
    Gao, Jiansong
    Smith, Graeme
    Kirchmair, Gerhard
    Lehnert, K. W.
    PHYSICAL REVIEW LETTERS, 2021, 126 (09)
  • [9] A Novel Low-Profile Low-Parasitic RF Package Using High-Density Build-Up Technology
    Wei, Chien-Cheng
    Lin, Ming-Chien
    Fan, Chin-Ta
    Chiang, Ta-Hsiang
    Chiu, Ming-Kuen
    Ru, Shao-Pin
    Ni, Nan
    Cardona, Albert
    2010 IEEE RADIO FREQUENCY INTEGRATED CIRCUITS RFIC SYMPOSIUM, 2010, : 581 - 584
  • [10] On-chip high-Q inductor using wafer-level chip-scale package technology
    Yang, Hsueh-An
    Wang, Chen-Chao
    Zheng, Po-Jen
    Wang, Wei-Chung
    2007 INTERNATIONAL MICROSYSTEMS, PACKAGING, ASSEMBLY AND CIRCUITS TECHNOLOGY CONFERENCE, PROCEEDINGS OF TECHNICAL PAPERS, 2007, : 173 - 176