Structural cell-based VLSI circuit design using a genetic algorithm

被引：0
|
作者：
Arslan, T [1 ]
Horrocks, DH [1 ]
Ozdemir, E [1 ]
机构：
[1] UNIV WALES COLL CARDIFF,CARDIFF SCH ENGN,CARDIFF CF2 1XH,S GLAM,WALES
来源：
ISCAS 96: 1996 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS - CIRCUITS AND SYSTEMS CONNECTING THE WORLD, VOL 4 | 1996年
关键词：
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
引用
收藏
页码：308 / 311
页数：4
相关论文
共 50 条
  • [21] GEORG: VLSI circuit partitioner with a new genetic algorithm framework
    Byung-Ro Moon
    Yun-Sik Lee
    Chun-Kyung Kim
    Journal of Intelligent Manufacturing, 1998, 9 : 401 - 412
  • [22] GEORG: VLSI circuit partitioner with a new genetic algorithm framework
    Moon, BR
    Lee, YS
    Kim, CK
    JOURNAL OF INTELLIGENT MANUFACTURING, 1998, 9 (05) : 401 - 412
  • [23] Automated design approach for analog circuit using genetic algorithm
    Xia, Xuewen
    Li, Yuanxiang
    Ying, Weiqin
    Chen, Lei
    COMPUTATIONAL SCIENCE - ICCS 2007, PT 4, PROCEEDINGS, 2007, 4490 : 1124 - +
  • [24] A New Approach for Circuit Design Optimization using Genetic Algorithm
    Bao, Zhiguo
    Watanabe, Takahiro
    ISOCC: 2008 INTERNATIONAL SOC DESIGN CONFERENCE, VOLS 1-3, 2008, : 383 - 386
  • [25] Speciation-based genetic algorithm in analog circuit design
    Karci, Hasari
    Tohumoglu, Gulay
    Nacaroglu, Arif
    TURKISH JOURNAL OF ELECTRICAL ENGINEERING AND COMPUTER SCIENCES, 2016, 24 (03) : 1022 - 1033
  • [26] Optimal Solution for VLSI Physical Design Automation Using Hybrid Genetic Algorithm
    Shanavas, I. Hameem
    Gnanamurthy, R. K.
    MATHEMATICAL PROBLEMS IN ENGINEERING, 2014, 2014
  • [27] VLSI circuit partition using simulated annealing algorithm
    Kolar, D
    Puksec, JD
    Branica, I
    MELECON 2004: PROCEEDINGS OF THE 12TH IEEE MEDITERRANEAN ELECTROTECHNICAL CONFERENCE, VOLS 1-3, 2004, : 205 - 208
  • [28] An immunity based genetic algorithm and its application to the VLSI floorplan design problem
    Tazawa, I
    Koakutsu, S
    Hirata, H
    1996 IEEE INTERNATIONAL CONFERENCE ON EVOLUTIONARY COMPUTATION (ICEC '96), PROCEEDINGS OF, 1996, : 417 - 421
  • [29] Structural Elements Placement on the Printed Circuit Board using Genetic Algorithm
    Voronova, Valentina V.
    Chermoshencev, Sergey F.
    Gabidullin, Azat N.
    PROCEEDINGS OF THE XIX IEEE INTERNATIONAL CONFERENCE ON SOFT COMPUTING AND MEASUREMENTS (SCM 2016), 2016, : 283 - +
  • [30] Cell Mapping for Nanohybrid Circuit Architecture Using Genetic Algorithm
    储著飞
    夏银水
    王伦耀
    Journal of Computer Science & Technology, 2012, (01) : 113 - 120
12345