On-chip signal level evaluation for mixed-signal ICs using digital window comparators

被引：0
|
作者：
De Venuto, D [1 ]
Ohletz, MJ [1 ]
Ricco, B [1 ]
机构：
[1] Politecn Bari, Dipartimento Elettrotecn & Elettron, Bari, Italy
来源：
ETW 2001: IEEE EUROPEAN TEST WORKSHOP, PROCEEDINGS | 2001年
关键词：
D O I：
暂无
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
The possibility of using window comparators for on-chip (and potentially on-line) response evaluation of analogue circuits is investigated. No additional analogue test inputs are required and the additional circuitry can be realised either by means of standard digital gates taken from an available library or by full custom designed gates to obtain an observation window tailored on by the application. With this approach, test overhead can be kept extremely low. Due to the low gate capacitance also the load on the observed nodes is very low. Simulation results for some examples show that 100% of all assumed layout-realistic faults could be detected.
引用
收藏
页码：68 / 72
页数：5
相关论文
共 50 条
  • [41] Multirate filter design and implementation for mixed-signal ICs
    Ofner, E.
    Zhang, V. C.
    Ley, M.
    [J]. ELEKTROTECHNIK UND INFORMATIONSTECHNIK, 2015, 132 (06): : 262 - 268
  • [42] Automated BIST solutions arrive for mixed-signal ICs
    Novellino, J
    [J]. ELECTRONIC DESIGN, 1997, 45 (24) : 52 - &
  • [43] An on-chip multi-channel waveform monitor for mixed-signal VLSI diagnostics
    Noguchi, K
    Nagata, M
    [J]. ESSCIRC 2005: PROCEEDINGS OF THE 31ST EUROPEAN SOLID-STATE CIRCUITS CONFERENCE, 2005, : 295 - 298
  • [44] A mixed-signal CMOS DTCNN chip for pixel-level snakes
    Brea, VM
    Vilariño, DL
    Cabello, D
    [J]. 2004 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL 5, PROCEEDINGS, 2004, : 465 - 468
  • [45] Impact of package parasitics on crosstalk in mixed-signal ICs
    Boselli, G
    Ferragina, V
    Ghittori, N
    Liberali, V
    Torelli, G
    Trucco, C
    [J]. VLSI CIRCUITS AND SYSTEMS II, PTS 1 AND 2, 2005, 5837 : 213 - 222
  • [46] Measuring Defect Tolerance within Mixed-Signal ICs
    Sunter, Stephen
    Valerio, Alessandro
    Miglierina, Riccardo
    [J]. 2016 21TH IEEE EUROPEAN TEST SYMPOSIUM (ETS), 2016,
  • [47] Mixed-signal ICs: What's the best choice?
    Schweber, B
    [J]. EDN, 1996, 41 (19) : 11 - 11
  • [48] CMOS fuzzy controllers implemented as mixed-signal ICs
    Baturone, I
    SanchezSolano, S
    Barriga, A
    Huertas, JL
    [J]. ISCAS 96: 1996 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS - CIRCUITS AND SYSTEMS CONNECTING THE WORLD, VOL 3, 1996, : 422 - 425
  • [49] PARAMETRIC YIELD PREDICTION OF COMPLEX, MIXED-SIGNAL ICS
    OLEARY, M
    LYDEN, C
    [J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1995, 30 (03) : 279 - 285
  • [50] On-chip mixed-signal test structures re-used for board test
    Schuttert, R
    van Geest, DCL
    Kumar, A
    [J]. INTERNATIONAL TEST CONFERENCE 2004, PROCEEDINGS, 2004, : 375 - 383
12345