Research of Design-for-Testability of CMOS Image Sensor

被引:0
|
作者
Ou, Zhaohui [1 ]
Lin, Feng [1 ]
机构
[1] Shanghai Univ, Microelect R&D Ctr, Minist Educ, Key Lab Adv Display & Syst Applicat, Shanghai 200072, Peoples R China
关键词
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
CMOS image sensor has experienced explosive growth in recent years. As increasing of number of pixel scale and complexities of circuit, testability of image sensor chip has become an important problem that must be dealt with by both design and test engineers. A systematic approach to handle testability of CMOS image sensor circuits is urgently needed, because current test methods less address this domain. In this paper, a uniform and systematic approach is explored to the testability problem of CMOS image sensor, and it covers the image sensor defect analysis, fault model definition and test system design. The experimental data shows the fault coverage can be up to 99.3%.
引用
收藏
页码:479 / 482
页数:4
相关论文
共 50 条
  • [1] Design-for-testability of the FLOVA
    Youn, D
    Song, O
    Chang, H
    [J]. PROCEEDINGS OF THE SECOND IEEE ASIA PACIFIC CONFERENCE ON ASICS, 2000, : 319 - 322
  • [2] STATUS OF IC DESIGN-FOR-TESTABILITY
    MAUNDER, C
    [J]. BRITISH TELECOM TECHNOLOGY JOURNAL, 1989, 7 (01): : 44 - 49
  • [3] Design-for-testability techniques for CORDIC design
    Ye, Bo-Yuan
    Yeh, Po-Yu
    Kuo, Sy-Yen
    Chen, Ing-Yi
    [J]. MICROELECTRONICS JOURNAL, 2009, 40 (10) : 1436 - 1440
  • [4] Towards Design-for-Testability for Digital Microfluidics
    Xu, Tao
    Chakrabarty, Krishnendu
    [J]. DTIP 2009: SYMPOSIUM ON DESIGN, TEST, INTEGRATION AND PACKAGING OF MEMS/MOEMS, 2009, : 329 - 333
  • [5] Design-for-testability techniques for detecting delay faults in CMOS/BiCMOS logic families
    Raahemifar, K
    Ahmadi, M
    [J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2000, 47 (11) : 1279 - 1290
  • [6] Test and design-for-testability of IIR filter
    Xiao, Jixue
    Chen, Guangju
    Xie, Yongle
    [J]. Jisuanji Fuzhu Sheji Yu Tuxingxue Xuebao/Journal of Computer-Aided Design and Computer Graphics, 2007, 19 (02): : 203 - 209
  • [7] Design-for-testability primer for ASICs and ICs
    Milligan, M
    [J]. COMPUTER DESIGN, 1996, 35 (12): : 90 - 91
  • [8] Design-for-Testability for Digital Microfluidic Biochips
    Xu, Tao
    Chakrabarty, Krishnendu
    [J]. 2009 27TH IEEE VLSI TEST SYMPOSIUM, PROCEEDINGS, 2009, : 309 - 314
  • [9] On full reset as a design-for-testability technique
    Pomeranz, I
    Reddy, SM
    [J]. TENTH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS, 1997, : 534 - 536
  • [10] Fundamentals of MCM testing and design-for-testability
    Zorian, Y
    [J]. JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 1997, 10 (1-2): : 7 - 14