Area-efficient correlated double sampling scheme with single sampling capacitor for CMOS image sensors

被引:20
|
作者
Han, SW
Yoon, E
机构
[1] Korea Adv Inst Sci & Technol, Dept Elect Engn & Comp Sci, Taejon 305701, South Korea
[2] Univ Minnesota, Dept Elect & Comp Engn, Minneapolis, MN 55455 USA
关键词
D O I
10.1049/el:20064189
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
An area-efficient correlated double sampling (CDS) circuit is proposed. In conventional designs, most of the area of CDS circuits is occupied by two large on-chip sampling capacitors. A new CDS scheme is devised using only one sampling capacitor. The proposed CDS circuit has been successfully realised in a small two column pitch of 7.2 mu m in a test chip fabricated using 0.18 mu m CMOS process and has demonstrated fixed pattern noise less than 0.46%.
引用
收藏
页码:335 / 337
页数:3
相关论文
共 50 条
  • [1] Black-sun noise immune correlated double sampling scheme for CMOS image sensors
    Lee, Je-Hoon
    Kim, Hyeon-June
    [J]. IEICE ELECTRONICS EXPRESS, 2021, 18 (10):
  • [2] An Area-Efficient up/down Double-Sampling Circuit for a LOFIC CMOS Image Sensor
    Otani, Ai
    Ogawa, Hiroaki
    Miyauchi, Ken
    Han, Sangman
    Owada, Hideki
    Takayanagi, Isao
    Okura, Shunsuke
    [J]. SENSORS, 2023, 23 (09)
  • [3] Global shutter pixels with correlated double sampling for CMOS image sensors
    Meynants, Guy
    [J]. ADVANCED OPTICAL TECHNOLOGIES, 2013, 2 (02) : 177 - 187
  • [4] A Current-to-voltage Integrator Using Area-efficient Correlated Double Sampling Technique
    Zheng, Xuqiang
    Li, Fule
    Wang, Xuan
    Zhang, Chun
    [J]. 2012 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS 2012), 2012, : 2167 - 2170
  • [5] A Correlated Multiple Sampling Passive Switched Capacitor Circuit for Low Light CMOS Image Sensors
    Boukhayma, Assim
    Peizerat, Arnaud
    Enz, Christian
    [J]. 2015 INTERNATIONAL CONFERENCE ON NOISE AND FLUCTUATIONS (ICNF), 2015,
  • [6] THE IMPACT OF DEVICE MISMATCH ON THE PERFORMANCE OF CORRELATED DOUBLE SAMPLING CIRCUITS IN CMOS IMAGE SENSORS
    Liu, Weihui
    Jin, Xiangliang
    Yang, Hongjia
    Tang, Lizhen
    Yang, Jia
    [J]. ELECTRONICS WORLD, 2017, 123 (1969): : 30 - 34
  • [7] Correlated Multiple Sampling Technique for Low-Light CMOS Image Sensors
    Li, Shaomeng
    Nie, Kaiming
    Xu, Jiangtao
    [J]. LASER & OPTOELECTRONICS PROGRESS, 2023, 60 (12)
  • [8] A Double-Data-Rate Ripple Counter With Calibration Circuits for Correlated Multiple Sampling in CMOS Image Sensors
    Zha, Wanbin
    Xu, Jiangtao
    Nie, Kaiming
    Gao, Zhiyuan
    [J]. IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2024,
  • [9] CMOS Image Sensor with FPN Reduction by Correlated Double Sampling in Current Mode
    Souza, R. A.
    Ventura, L. G. M.
    Reis, L. P.
    de Lima Monteiro, D. W.
    Salles, L. P.
    [J]. 2016 31ST SYMPOSIUM ON MICROELECTRONICS TECHNOLOGY AND DEVICES (SBMICRO), 2016,
  • [10] Reconfigurable CMOS Image Sensor Design with Built-In Correlated Double Sampling
    Zhang, Yang
    Ignjatovic, Zeljko
    [J]. ISCAS: 2009 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-5, 2009, : 1277 - 1280