Exploiting Parallelism of Distributed Nested Transactions

被引:1
|
作者
Niles, Duane [1 ]
Palmieri, Roberto [1 ]
Ravindran, Binoy [1 ]
机构
[1] Virginia Tech, Blacksburg, VA 24061 USA
基金
美国国家科学基金会;
关键词
Distributed Transactions; Nesting; Parallelism;
D O I
10.1145/2928275.2928287
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
We present SPCN, a framework that further extends the benefits of having distributed partially rollbackable (closed-nested) transactions by exploiting their parallel activation. SPCN provides support for executing each closed-nested transaction in parallel with others belonging to the same parent transaction. Their commit sequence is equivalent to the serial commit execution, but parallelism is leveraged to improve performance by reducing the amount of serial network communication. As we show in our evaluation study using 20 nodes on Amazon EC2 and three well-known benchmarks, SPCN provides performance improvement over the original closed nesting, gaining more than 2x in through-put.
引用
收藏
页数:11
相关论文
共 50 条
  • [21] An algorithm for estimating the execution time of nested transactions on a locally distributed database system
    Zhou, WL
    [J]. 1996 IEEE SECOND INTERNATIONAL CONFERENCE ON ALGORITHMS & ARCHITECTURES FOR PARALLEL PROCESSING, ICA3PP'96, PROCEEDINGS OF, 1996, : 538 - 545
  • [22] Nested Parallelism in Transactional Memory
    Agrawal, Kunal
    Fineman, Jeremy T.
    Sukha, Jim
    [J]. PPOPP'08: PROCEEDINGS OF THE 2008 ACM SIGPLAN SYMPOSIUM ON PRINCIPLES AND PRACTICE OF PARALLEL PROGRAMMING, 2008, : 163 - 174
  • [23] Towards standard nested parallelism
    González, JA
    León, C
    Piccoli, F
    Printista, M
    Roda, JL
    Rodríguez, C
    Sande, F
    [J]. RECENT ADVANCES IN PARALLEL VIRTUAL MACHINE AND MESSAGE PASSING INTERFACE, PROCEEDINGS, 2000, 1908 : 96 - 103
  • [24] Nested parallelism in transactional memory
    Instituto Superior Técnico, Universidade de Lisboa/INESC-ID, Portugal
    [J]. Lect. Notes Comput. Sci, (192-209):
  • [25] Exploiting Parallelism of Imperfect Nested Loops with Sibling Inner Loops on Coarse-Grained Reconfigurable Architectures
    Lin, Xinhan
    Yin, Shouyi
    Liu, Leibo
    Wei, Shaojun
    [J]. 2016 21ST ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE (ASP-DAC), 2016, : 456 - 461
  • [26] Extracting parallelism in nested loops
    Song, WB
    Park, DS
    Kim, BS
    Kong, YH
    [J]. TWENTIETH ANNUAL INTERNATIONAL COMPUTER SOFTWARE & APPLICATIONS CONFERENCE (COMPSAC'96), PROCEEDINGS, 1996, 20 : 41 - 47
  • [27] Nested Parallelism with Algorithmic Skeletons
    Majidi, Alireza
    Thomas, Nathan
    Smith, Timmie
    Amato, Nancy
    Rauchwerger, Lawrence
    [J]. LANGUAGES AND COMPILERS FOR PARALLEL COMPUTING (LCPC 2018), 2019, 11882 : 159 - 175
  • [28] Isolation for Nested Task Parallelism
    Zhao, Jisheng
    Lublinerman, Roberto
    Budimlic, Zoran
    Chaudhuri, Swarat
    Sarkar, Vivek
    [J]. ACM SIGPLAN NOTICES, 2013, 48 (10) : 571 - 587
  • [29] Exploiting parallelism in tabled evaluations
    Freire, J
    Hu, R
    Swift, T
    Warren, DS
    [J]. PROGRAMMING LANGUAGES: IMPLEMENTATIONS, LOGICS AND PROGRAMS, 1995, 982 : 115 - 132
  • [30] EXPLOITING THE POWER AND POTENTIAL OF PARALLELISM
    ANDERTON, P
    [J]. PHYSICS WORLD, 1991, 4 (02) : 80 - 81