An efficient algorithm for optimal pairing and chaining in layout generation

被引：0
|
作者：
Velasco, AJ [1 ]
Ribas, L [1 ]
Riera, J [1 ]
Llopis, RP [1 ]
Carrabina, J [1 ]
机构：
[1] UNIV AUTONOMA BARCELONA,BELLATERRA 08193,SPAIN
来源：
ISCAS 96: 1996 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS - CIRCUITS AND SYSTEMS CONNECTING THE WORLD, VOL 4 | 1996年
关键词：
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
引用
收藏
页码：775 / 778
页数：4
相关论文
共 50 条
  • [21] Optimal Layout Algorithm for Reusing Solar Cell Fragments
    Wang, Wei
    Lei, Xi
    Ding, Shanting
    He, Xiaofan
    Li, Haoran
    2017 2ND INTERNATIONAL CONFERENCE ON IMAGE, VISION AND COMPUTING (ICIVC 2017), 2017, : 277 - 280
  • [22] Modeling and simulation of the algorithm on container intelligent optimal layout
    Wang, Ruoen
    DYNAMICS OF CONTINUOUS DISCRETE AND IMPULSIVE SYSTEMS-SERIES A-MATHEMATICAL ANALYSIS, 2006, 13 : 1053 - 1058
  • [23] Optimal plant layout design based on MASS algorithm
    Khoshnevisan, M
    Bhattacharya, S
    FUSION 2003: PROCEEDINGS OF THE SIXTH INTERNATIONAL CONFERENCE OF INFORMATION FUSION, VOLS 1 AND 2, 2003, : 1365 - 1370
  • [24] Evolutionary design algorithm for optimal layout of tree networks
    Eng Optim, 4 (261):
  • [25] EVOLUTIONARY DESIGN ALGORITHM FOR OPTIMAL LAYOUT OF TREE NETWORKS
    WALTERS, GA
    SMITH, DK
    ENGINEERING OPTIMIZATION, 1995, 24 (04) : 261 - 281
  • [26] An Efficient Two-Phase ILP-Based Algorithm for Precise CMOS RFIC Layout Generation
    Tseng, Tsun-Ming
    Li, Bing
    Yeh, Ching-Feng
    Jhan, Hsiang-Chieh
    Tsai, Zuo-Min
    Lin, Mark Po-Hung
    Schlichtmann, Ulf
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2017, 36 (08) : 1313 - 1326
  • [27] Efficient Layout Generation and Evaluation of Vertical Channel Devices
    Wang, Wei-Che
    Gupta, Puneet
    2014 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN (ICCAD), 2014, : 550 - 556
  • [28] On efficient and robust constraint generation for practical layout legalization
    Bhattacharya, Sambuddha
    Batterywala, Shabbir H.
    Rajagopalan, Subramanian
    Ma, Hi-Keung Tony
    Shenoy, Narendra V.
    ISQED 2008: PROCEEDINGS OF THE NINTH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN, 2008, : 379 - +
  • [29] Underground Parking Layout Generation Based on the WaveFunctionCollapse Algorithm
    Lan, Di
    Chen, Kezhen
    Xu, Zhen
    BUILDINGS, 2023, 13 (11)
  • [30] Layout generation algorithm for CMOS analog IC cells
    Liang, T
    Syrzycki, M
    UNIVERSITY AND INDUSTRY - PARTNERS IN SUCCESS, CONFERENCE PROCEEDINGS VOLS 1-2, 1998, : 653 - 656
12345