共 50 条
- [1] A combined pairing and chaining algorithm for CMOS layout generation EUROPEAN DESIGN & TEST CONFERENCE 1996 - ED&TC 96, PROCEEDINGS, 1996, : 609 - 609
- [2] AN OPTIMAL TRANSISTOR-CHAINING ALGORITHM FOR CMOS CELL LAYOUT 1989 IEEE INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN: DIGEST OF TECHNICAL PAPERS, 1989, : 344 - 347
- [5] Energy Efficient Algorithm for VNF Placement and Chaining 2017 17TH IEEE/ACM INTERNATIONAL SYMPOSIUM ON CLUSTER, CLOUD AND GRID COMPUTING (CCGRID), 2017, : 579 - 588
- [6] Optimal layout algorithm of fitting polygons Zhongguo Jixie Gongcheng/China Mechanical Engineering, 2000, 11 (04): : 438 - 441
- [7] An Efficient Algorithm for Virtual Network Function Placement and Chaining 2017 14TH IEEE ANNUAL CONSUMER COMMUNICATIONS & NETWORKING CONFERENCE (CCNC), 2017, : 647 - 652
- [9] AN EFFICIENT ALGORITHM FOR ANALYSIS OF NONORTHOGONAL LAYOUT 1989 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-3, 1989, : 47 - 52