Time-To-Digital Converter with adjustable resolution using a digital Vernier Ring Oscillator

被引：0
|
作者：
Annagrebah, A. [1 ,3 ]
Bechetoille, E. [1 ]
Chanal, H. [2 ]
Mathez, H. [1 ]
Laktineh, I. [1 ,2 ,3 ]
机构：
[1] Univ Lyon 1, IPNL, CNRS, IN2P3,MICRHAU, 4 Rue E Fermi, F-69622 Villeurbanne, France
[2] Univ Blaise Pascal, LPC, CNRS, IN2P3, Aubiere, France
[3] MIND Microtec, 155 Rue Ada Byron, F-74160 Archamps, France
来源：
2018 XXXIII CONFERENCE ON DESIGN OF CIRCUITS AND INTEGRATED SYSTEMS (DCIS) | 2018年
关键词：
Resistive Plate Chambers (RPC); Time-to-Digital Converter (TDC); Vernier Ring Oscillator (VRO); Least Significant Bit (LSB); adjustable resolution;
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
In this paper, we present the development of a high resolution, and low power, Time to Digital Converter (TDC) based on Vernier Ring Oscillators (VRO) made of standard XOR delay cells. The TDC is aimed at exploiting the excellent timing performance of the Resistive Plate Chambers detector (RPC). The frequency of each Ring Oscillator (RO) is adjustable thanks to a 9 bit serial register from 340 MHz to 370 MHz, allowing, theoretically an LSB selection down to one 1 ps. The core area measures 35 mu m x 75 mu m in a 130 nm CMOS technology. Under 1.2 V, the TDC consumes 2.3 mARms and 260 nA(RMS) with or without signal respectively.
引用
收藏
页数：4
相关论文
共 50 条
  • [1] A Multi-Phases Time-to-Digital Converter With a Differentiel Vernier Ring Oscillator
    Annagrebah, A.
    Bechetoille, E.
    Laktineh, I. B.
    Chanal, H.
    Russo, P.
    Mathez, H.
    [J]. 2018 IEEE NUCLEAR SCIENCE SYMPOSIUM AND MEDICAL IMAGING CONFERENCE PROCEEDINGS (NSS/MIC), 2018,
  • [2] A Multi-Phase Time-to-Digital Converter Differential Vernier Ring Oscillator
    Annagrebah, Amina
    Bechetoille, E.
    Laktineh, I. B.
    Chanal, H.
    [J]. 2019 IEEE 10TH ANNUAL UBIQUITOUS COMPUTING, ELECTRONICS & MOBILE COMMUNICATION CONFERENCE (UEMCON), 2019, : 1162 - 1167
  • [3] A Multi-Phase Time-to-Digital Converter Differential Vernier Ring Oscillator
    Annagrebah, A.
    Bechetoille, E.
    Laktineh, I. B.
    Chanal, H.
    Russo, P.
    Mathez, H.
    [J]. 2019 IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI (ISVLSI 2019), 2019, : 345 - 348
  • [4] Harmonic Ring Oscillator Time-to-Digital Converter
    Caram, Juan Pablo
    Galloway, Jeff
    Kenney, J. Stevenson
    [J]. 2015 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2015, : 161 - 164
  • [5] On-chip Jitter Measurement Using Vernier Ring Time-to-digital Converter
    Yu, Jianjun
    Dai, Fa Foster
    [J]. 2010 19TH IEEE ASIAN TEST SYMPOSIUM (ATS 2010), 2010, : 167 - 170
  • [6] Low-power Time-to-Digital Converter based on Vernier Gated-Ring-Oscillator
    Bayat, Samaneh
    Rezaee-Dehsorkh, Hamidreza
    Ravanshad, Nassim
    [J]. 26TH IRANIAN CONFERENCE ON ELECTRICAL ENGINEERING (ICEE 2018), 2018, : 1441 - 1445
  • [7] Time of arrival measurement using ring oscillator-based Vernier time-to-digital converter in 28 nm CMOS
    Kadlubowski, Lukasz A.
    Kmon, Piotr
    [J]. PRZEGLAD ELEKTROTECHNICZNY, 2020, 96 (12): : 115 - 118
  • [8] A High-Time-Resolution Time-to-Digital Converter Using Coupled Ring Oscillator with Phase Averaging
    Ogata, Daiki
    Kamiya, Ryosuke
    Toyoshima, Yusuke
    Ohhata, Kenichi
    [J]. 2022 IEEE ASIA PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS, APCCAS, 2022, : 195 - 198
  • [9] A 90nm CMOS Digital PLL Based on Vernier-Gated-Ring-Oscillator Time-to-Digital Converter
    Lu, Ping
    Wu, Ying
    Andreani, Pietro
    [J]. 2012 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS 2012), 2012, : 2593 - 2596
  • [10] A Low-Power Gateable Vernier Ring Oscillator Time-to-Digital Converter for Biomedical Imaging Applications
    Cheng, Zeng
    Deen, M. Jamal
    Peng, Hao
    [J]. IEEE TRANSACTIONS ON BIOMEDICAL CIRCUITS AND SYSTEMS, 2016, 10 (02) : 445 - 454
12345