On-die PDN Design and Analysis for Minimizing Power Supply Noise

Power integrity design is a critical issue for advanced CMOS LSIs which operate at higher clock frequency and at lower supply voltage. Power supply fluctuation excited by core circuits or I/O buffer circuits induces logic instability and electromagnetic radiation. Therefore, total impedance of power distribution network (PDN) must be designed as low as possible in the chip-package-board co-design. Especially, anti-resonance peaks in the PDN created by the parallel combination of on-chip capacitance and package inductance induce the unwanted power supply fluctuation. In this paper, effects of critical damping condition for the total PDN impedance on power supply noise has been studied by adjusting different on-chip PDN properties. The simulated power supply noises for the three test chips showed typical characteristics of oscillatory region and damped regions. The critical damping condition against the anti-resonance peak has been proved to be effective to suppress the power supply noise on the chip.