A multilevel Voltage Source Inverter (VSI) to maximize the number of levels in output waveform

被引：63

作者：

Gupta, Krishna Kumar ^{[1
]}

Jain, Shailendra ^{[1
]}

机构：

[1] Maulana Azad Natl Inst Technol Bhopal, Bhopal 462051, MP, India

来源：

INTERNATIONAL JOURNAL OF ELECTRICAL POWER & ENERGY SYSTEMS | 2013年 / 44卷 / 01期

关键词：

Multilevel inverter (MLI); Classical multilevel topologies; Total harmonic distortion (THD); HARMONIC ELIMINATION; CONVERTER TOPOLOGY; REDUCED NUMBER;

D O I：

10.1016/j.ijepes.2012.07.008

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

Recently multilevel inverters are gaining popularity due to reduced voltage stress across power switches and low total harmonic distortion (THD) output voltage waveform. However, device count increases with increased voltage levels. This paper presents a novel multilevel topology which is capable of obtaining all additive and subtractive combinations of input DC levels in the output waveform. Though all such levels can be obtained using the proposed topology, the actual number of levels depends on the DC source arrangement. A comparison is made between proposed topology and the classical multilevel topologies on the basis of device count and number of levels in the output voltage waveform. A detailed study of the proposed topology is presented through the example of a nine-level inverter. Appropriate modulation scheme is also presented. The proposed concept is analyzed through simulation studies and verified experimentally. (C) 2012 Elsevier Ltd. All rights reserved.

引用

页码：25 / 36

页数：12

共 50 条

[31] The Effects of Number of Conducting Switches in a Cascaded Multilevel Inverter Output
Mohamad, A. Syukri
Radzi, Mohd Amran Mohd
Mailah, Nashiren Farzilah
Othman, Mohammad Lutfi
[J]. 2019 IEEE 10TH CONTROL AND SYSTEM GRADUATE RESEARCH COLLOQUIUM (ICSGRC), 2019, : 26 - 31
[32] Multilevel inverter output voltage generation based on orthogonal conversion
Tereshchenko, T.O.
Bezhenar, V.A.
[J]. Technical Electrodynamics, 2012, (02): : 51 - 52
[33] Alternative Generation of the Output Voltage Waveform in an Asymmetric Transformer-Based Cascaded Multilevel Inverter under Fault Conditions
Inostroza-Osses, Mauricio A.
Lopez-Santos, Oswaldo
Aldana-Rodriguez, Yeison A.
Forero, Manuel G.
[J]. MATHEMATICS, 2022, 10 (19)
[34] Standalone and grid-connected operation of single-source multilevel inverter with boosted output voltage
Ali, Mohammad
Tayyab, Mohammad
Sarwar, Adil
Abido, Mohammad A.
Khalid, Muhammad
[J]. ALEXANDRIA ENGINEERING JOURNAL, 2024, 103 : 278 - 287
[35] Comparative Assessment of the Improvement of Output Voltage with Increased Level Quasi-Z Source Multilevel Inverter
Patra, Sandipan
Ankur
Mohanty, Asit
Mohanty, Soumya R.
Kishor, Nand
[J]. 2013 STUDENTS CONFERENCE ON ENGINEERING AND SYSTEMS (SCES): INSPIRING ENGINEERING AND SYSTEMS FOR SUSTAINABLE DEVELOPMENT, 2013,
[36] A higher levels multilevel inverter with reduced number of switches
Harbi, I. A.
Azazi, Haitham Z.
Lashine, Azza E.
Elsabbe, Awad E.
[J]. INTERNATIONAL JOURNAL OF ELECTRONICS, 2018, 105 (08) : 1286 - 1299
[37] Modelling and implementation of SVPWM Technique for a Thirteen-phase Voltage Source Inverter-Sinusoidal Output Waveform
Moinoddin, Shaikh
Abu-Rub, Haitham
Iqbal, Atif
[J]. 2014 TWENTY-NINTH ANNUAL IEEE APPLIED POWER ELECTRONICS CONFERENCE AND EXPOSITION (APEC), 2014, : 268 - +
[38] THE EXAMINATION OF THE EFFECT OF CARRIER WAVEFORM VARIATIONS ON OUTPUT VOLTAGE OF MULTILEVEL INVERTERS
Tuncer, Servet
[J]. JOURNAL OF THE FACULTY OF ENGINEERING AND ARCHITECTURE OF GAZI UNIVERSITY, 2009, 24 (04): : 613 - 628
[39] Algebraic PWM strategy of a multilevel NPC voltage source inverter
Boufassa, D.
Bouchafaa, F.
Berkouk, E. M.
Boucherit, M. S.
[J]. 2007 14TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS, VOLS 1-4, 2007, : 869 - +
[40] Multilevel voltage source inverter with optimised usage of bidirectional switches
Jamaludin, Jafferi
Abd Rahim, Nasrudin
Ping, Hew Wooi
[J]. IET POWER ELECTRONICS, 2015, 8 (03) : 378 - 390

← 1 2 3 4 5 →