共 50 条
- [3] Effect of PECVD Gate SiO2 Thickness on the Poly-Si/SiO2 Interface in Low-Temperature Polycrystalline Silicon TFTs Journal of Electrical Engineering & Technology, 2021, 16 : 1027 - 1033
- [6] Effects of the substrate pretreatments on the leakage current in the low-temperature poly-Si TFTs CONTROL OF SEMICONDUCTOR SURFACES AND INTERFACES, 1997, 448 : 419 - 423
- [9] Low temperature a-Si:H TFTs with a SiO2 gate insulator deposited by liquid phase deposition AMORPHOUS AND NANOCRYSTALLINE SILICON SCIENCE AND TECHNOLOGY- 2004, 2004, 808 : 697 - 702
- [10] Suppression of stress-induced leakage current of wet and dry SiO2 by SiD4 poly-Si gate electrode Mitani, Y., 1600, Japan Society of Applied Physics (42):