Repairing Timed Automata Clock Guards through Abstraction and Testing

被引:7
|
作者
Andre, Etienne [1 ,2 ,3 ]
Arcaini, Paolo [3 ]
Gargantini, Angelo [4 ]
Radavelli, Marco [4 ]
机构
[1] Univ Paris 13, LIPN, CNRS, UMR 7030, F-93430 Villetaneuse, France
[2] CNRS, JFLI, Tokyo, Japan
[3] Natl Inst Informat, Tokyo, Japan
[4] Univ Bergamo, Bergamo, Italy
来源
TESTS AND PROOFS (TAP 2019) | 2019年 / 11823卷
关键词
D O I
10.1007/978-3-030-31157-5_9
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Timed automata (TAs) are a widely used formalism to specify systems having temporal requirements. However, exactly specifying the system may be difficult, as the user may not know the exact clock constraints triggering state transitions. In this work, we assume the user already specified a TA, and (s)he wants to validate it against an oracle that can be queried for acceptance. Under the assumption that the user only wrote wrong guard transitions (i.e., the structure of the TA is correct), the search space for the correct TA can be represented by a Parametric Timed Automaton (PTA), i.e., a TA in which some constants are parametrized. The paper presents a process that (i) abstracts the initial (faulty) TA tainit in a PTA pta; (ii) generates some test data (i.e., timed traces) from pta; (iii) assesses the correct evaluation of the traces with the oracle; (iv) uses the IMITATOR tool for synthesizing some constraints phi on the parameters of pta; (v) instantiate from phi a TA ta(rep )as final repaired model. Experiments show that the approach is successfully able to partially repair the initial design of the user.
引用
收藏
页码:129 / 146
页数:18
相关论文
共 50 条
  • [1] On timed automata with input-determined guards
    D'Souza, D
    Tabareau, N
    [J]. FORMAL TECHNIQUES, MODELLING AND ANALYSIS OF TIMED AND FAULT-TOLERANT SYSTEMS, PROCEEDINGS, 2004, 3253 : 68 - 83
  • [2] Analysis of timed automata with guards in dioids algebra
    Niguez, Julien
    Amari, Said
    Faure, Jean-Marc
    [J]. 2016 13TH INTERNATIONAL WORKSHOP ON DISCRETE EVENT SYSTEMS (WODES), 2016, : 391 - 397
  • [3] Abstraction Refinement Algorithms for Timed Automata
    Roussanaly, Victor
    Sankur, Ocan
    Markey, Nicolas
    [J]. COMPUTER AIDED VERIFICATION, CAV 2019, PT I, 2019, 11561 : 22 - 40
  • [4] Trace Abstraction Refinement for Timed Automata
    Wang, Weifeng
    Jiao, Li
    [J]. AUTOMATED TECHNOLOGY FOR VERIFICATION AND ANALYSIS, ATVA 2014, 2014, 8837 : 396 - 410
  • [5] Abstraction of Dynamical Systems by Timed Automata
    Wisniewski, Rafael
    Sloth, Christoffer
    [J]. MODELING IDENTIFICATION AND CONTROL, 2011, 32 (02) : 79 - 90
  • [6] Automatic abstraction refinement for timed automata
    Dierks, Henning
    Kupferschmid, Sebastian
    Larsen, Kim G.
    [J]. FORMAL MODELING AND ANALYSIS OF TIMED SYSTEMS, 2007, 4763 : 114 - +
  • [7] Testing timed automata
    Springintveld, J
    Vaandrager, F
    D'Argenio, PR
    [J]. THEORETICAL COMPUTER SCIENCE, 2001, 254 (1-2) : 225 - 257
  • [8] On continuous timed automata with input-determined guards
    Chevalier, Fabrice
    D'Souza, Deepak
    Prabhakar, Pavithra
    [J]. FSTTCS 2006: FOUNDATIONS OF SOFTWARE TECHNOLOGY AND THEORETICAL COMPUTER SCIENCE, PROCEEDINGS, 2006, 4337 : 369 - +
  • [9] Timed automata and additive clock constraints
    Bérard, B
    Dufourd, C
    [J]. INFORMATION PROCESSING LETTERS, 2000, 75 (1-2) : 1 - 7
  • [10] Active Fault-Tolerant Control of Timed Automata with Guards
    Niguez, Julien
    Amari, Said
    Faure, Jean-Marc
    [J]. IFAC PAPERSONLINE, 2017, 50 (01): : 13648 - 13653