Application-aware Design Parameter Exploration of NAND Flash Memory

被引:1
|
作者
Bang, Kwanhu
Kim, Dong-Gun [1 ]
Park, Sang-Hoon [2 ]
Chung, Eui-Young [3 ,4 ]
Lee, Hyuk-Jun [5 ]
机构
[1] SK Hynix Inc, R&D Div, Inchon, South Korea
[2] Yonsei Univ, Seoul 120749, South Korea
[3] Samsung Elect, SoC R&D Ctr, Yongin, South Korea
[4] Yonsei Univ, Sch Elect & Elect Engn, Seoul 120749, South Korea
[5] Sogang Univ, Sch Comp Sci & Engn, Seoul, South Korea
基金
新加坡国家研究基金会;
关键词
NAND Flash Memory (NFM); NAND Flash Storage Devices (NFSD); specifications; design parameters;
D O I
10.5573/JSTS.2013.13.4.291
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
NAND flash memory (NFM) based storage devices, e. g. Solid State Drive (SSD), are rapidly replacing conventional storage devices, e.g. Hard Disk Drive (HDD). As NAND flash memory technology advances, its specification has evolved to support denser cells and larger pages and blocks. However, efforts to fully understand their impacts on design objectives such as performance, power, and cost for various applications are often neglected. Our research shows this recent trend can adversely affect the design objectives depending on the characteristics of applications. Past works mostly focused on improving the specific design objectives of NFM based systems via various architectural solutions when the specification of NFM is given. Several other works attempted to model and characterize NFM but did not access the system-level impacts of individual parameters. To the best of our knowledge, this paper is the first work that considers the specification of NFM as the design parameters of NAND flash storage devices (NFSDs) and analyzes the characteristics of various synthesized and real traces and their interaction with design parameters. Our research shows that optimizing design parameters depends heavily on the characteristics of applications. The main contribution of this research is to understand the effects of low-level specifications of NFM, e.g. cell type, page size, and block size, on system-level metrics such as performance, cost, and power consumption in various applications with different characteristics, e. g. request length, update ratios, read-and-modify ratios. Experimental results show that the optimized page and block size can achieve up to 1 5 times better performance than the conventional NFM configuration in various applications. The results can be used to optimize the system-level objectives of a system with specific applications, e.g. embedded systems with NFM chips, or predict the future direction of NFM
引用
收藏
页码:291 / 302
页数:12
相关论文
共 50 条
  • [21] Retention-Aware Belief-Propagation Decoding for NAND Flash Memory
    Aslam, Chaudhry Adnan
    Guan, Yong Liang
    Cai, Kui
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2017, 64 (06) : 725 - 729
  • [22] Data Representation Aware of Damage to Extend the Lifetime of MLC NAND Flash Memory
    Zhou, Bin
    Ye, Ting
    Wan, Shenggang
    He, Xubin
    Xiao, Weijun
    Xie, Changsheng
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2022, 41 (11) : 5005 - 5015
  • [23] NAND flash memory controller design with software/hardware partition
    Shen, Hao
    Fu, Yuzhuo
    Jisuanji Gongcheng/Computer Engineering, 2004, 30 (24):
  • [24] Write Buffer-aware Address Mapping for NAND Flash Memory Devices
    Park, Sungmin
    Jung, Hoyoung
    Shim, Hyoki
    Kang, Sooyong
    Cha, Jaehyuk
    2008 IEEE INTERNATIONAL SYMPOSIUM ON MODELING, ANALYSIS & SIMULATION OF COMPUTER AND TELECOMMUNICATION SYSTEMS (MASCOTS), 2008, : 348 - 349
  • [25] Estimating Information-Theoretical NAND Flash Memory Storage Capacity and its Implication to Memory System Design Space Exploration
    Dong, Guiqiang
    Pan, Yangyang
    Xie, Ningde
    Varanasi, Chandra
    Zhang, Tong
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2012, 20 (09) : 1705 - 1714
  • [26] Application-aware routing protocol
    Veeraraghavan, M
    Pancha, P
    Eng, KY
    SECOND IEEE SYMPOSIUM ON COMPUTERS AND COMMUNICATIONS, PROCEEDINGS, 1997, : 442 - 448
  • [27] Application-aware power management
    Rajamani, Karthick
    Hanson, Heather
    Rubio, Juan
    Ghiasi, Soraya
    Rawson, Freeman
    PROCEEDINGS OF THE IEEE INTERNATIONAL SYMPOSIUM ON WORKLOAD CHARACTERIZATION, 2006, : 39 - +
  • [28] Application-Aware Flow Monitoring
    Velan, Petr
    Celeda, Pavel
    2019 IFIP/IEEE SYMPOSIUM ON INTEGRATED NETWORK AND SERVICE MANAGEMENT (IM), 2019, : 701 - 706
  • [29] Reducing Memory Interference in Multicore Systems via Application-Aware Memory Channel Partitioning
    Muralidhara, Sai Prashanth
    Subramanian, Lavanya
    Mutlu, Onur
    Kandemir, Mahmut
    Moscibroda, Thomas
    PROCEEDINGS OF THE 2011 44TH ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE (MICRO 44), 2011, : 374 - 385
  • [30] Swap-aware garbage collection for NAND flash memory based embedded systems
    Kwon, Ohhoon
    Koh, Kern
    2007 CIT: 7TH IEEE INTERNATIONAL CONFERENCE ON COMPUTER AND INFORMATION TECHNOLOGY, PROCEEDINGS, 2007, : 787 - 792