共 50 条
- [1] Hardware support for real-time reconfigurable system-on-chip [J]. MICROELECTRONICS: DESIGN, TECHNOLOGY, AND PACKAGING, 2004, 5274 : 464 - 469
- [2] Towards real-time video watermarking for system-on-chip [J]. IEEE INTERNATIONAL CONFERENCE ON MULTIMEDIA AND EXPO, VOL I AND II, PROCEEDINGS, 2002, : 597 - 600
- [3] Dependable design technique for system-on-chip [J]. JOURNAL OF SYSTEMS ARCHITECTURE, 2008, 54 (3-4) : 452 - 464
- [5] Logic analysers for real-time debugging of "system-on-chip" devices [J]. ELECTRONIC ENGINEERING, 2001, 73 (888): : 43 - +
- [7] A real-time asymmetric multiprocessor reconfigurable system-on-chip architecture [J]. MICROELECTRONICS: DESIGN, TECHNOLOGY, AND PACKAGING II, 2006, 6035
- [8] Logic analyzers for real-time debugging of `system-on-chip' devices [J]. Electronic Engineering (London), 2001, 73 (888):
- [9] A Real-time Emotion Recognition System Based on an AI System-On-Chip Design [J]. 2020 17TH INTERNATIONAL SOC DESIGN CONFERENCE (ISOCC 2020), 2020, : 29 - 30
- [10] A System-On-Chip FPGA Design for Real-Time Traffic Signal Recognition System [J]. 2016 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2016, : 1778 - 1781