A nonlinear optimization methodology for VLSI fixed-outline floorplanning

被引:4
|
作者
Luo, Chaomin [2 ]
Anjos, Miguel F. [1 ]
Vannelli, Anthony [2 ,3 ]
机构
[1] Univ Waterloo, Dept Management Sci, Waterloo, ON N2L 3G1, Canada
[2] Univ Waterloo, Dept Elect & Comp Engn, Waterloo, ON N2L 3G1, Canada
[3] Univ Guelph, Sch Engn, Guelph, ON N1G 2W1, Canada
关键词
circuit layout design; VLSI floorplanning; facility layout; combinatorial optimization; global optimization; convex programming;
D O I
10.1007/s10878-008-9148-y
中图分类号
TP39 [计算机的应用];
学科分类号
081203 ; 0835 ;
摘要
Floorplanning is a critical step in the physical design of VLSI circuits. The floorplanning optimization problem can be formulated as a global optimization problem minimizing wire length, with the area of each rectangular module fixed while the module's height and width are allowed to vary subject to aspect ratio constraints. While classical floorplanning seeks to simultaneously minimize the wire length and the area of the floorplan without being constrained by a fixed outline for the floorplan, state-of-the-art technologies such as System-On-Chip require the solution of fixed-outline floorplanning. Fixing the outline of the floorplan makes the problem significantly more difficult. In this paper, we propose a two-stage nonlinear-optimization-based methodology specifically designed to perform fixed-outline floorplanning by minimizing wire length while simultaneously enforcing aspect ratio constraints on soft modules and handling a zero deadspace situation. In the first stage, a convex optimization globally minimizes an approximate measure of wire length. Using the solution of the first stage as a starting point, the second stage minimizes the wire length by sizing the modules subject to the prescribed aspect ratios, and ensuring no overlap. Computational results on standard benchmarks demonstrate that the model is competitive with other floorplanning approaches in the literature.
引用
收藏
页码:378 / 401
页数:24
相关论文
共 50 条
  • [1] A nonlinear optimization methodology for VLSI fixed-outline floorplanning
    Chaomin Luo
    Miguel F. Anjos
    Anthony Vannelli
    [J]. Journal of Combinatorial Optimization, 2008, 16 : 378 - 401
  • [2] A nature inspired optimization algorithm for VLSI fixed-outline floorplanning
    Shunmugathammal, M.
    Columbus, C. Christopher
    Anand, S.
    [J]. ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2020, 103 (01) : 173 - 186
  • [3] A nature inspired optimization algorithm for VLSI fixed-outline floorplanning
    M. Shunmugathammal
    C. Christopher Columbus
    S. Anand
    [J]. Analog Integrated Circuits and Signal Processing, 2020, 103 : 173 - 186
  • [4] A fixed-outline floorplanning method
    Yosihmura, Takeshi
    Chen, Song
    [J]. ASICON 2007: 2007 7TH INTERNATIONAL CONFERENCE ON ASIC, VOLS 1 AND 2, PROCEEDINGS, 2007, : 1070 - 1075
  • [5] Hybrid Particle Swarm Optimization Algorithm for Fixed-outline Floorplanning
    Chen, Zhenyi
    Wang, Gaofeng
    Dong, Chen
    [J]. 2011 INTERNATIONAL CONFERENCE ON COMPUTER SCIENCE AND NETWORK TECHNOLOGY (ICCSNT), VOLS 1-4, 2012, : 1299 - 1302
  • [6] A Stable Fixed-Outline Floorplanning Method
    Chen, Song
    Yosihmura, Takeshi
    [J]. ISPD'07: PROCEEDINGS OF THE 2007 INTERNATIONAL SYMPOSIUM ON PHYSICAL DESIGN, 2007, : 119 - 126
  • [7] A Flexible Fixed-outline Floorplanning Methodology for Mixed-size Modules
    Chan, Kai-Chung
    Hsu, Chao-Jam
    Lin, Jia-Ming
    [J]. 2013 18TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE (ASP-DAC), 2013, : 435 - 440
  • [8] UFO: Unified Convex Optimization Algorithms for Fixed-Outline Floorplanning
    Lin, Jai-Ming
    Hung, Hsi
    [J]. 2010 15TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE (ASP-DAC 2010), 2010, : 546 - 551
  • [9] A novel method on discrete particle swarm optimization for fixed-outline floorplanning
    Ye, Yin
    Yin, Xi
    Chen, Zhenyi
    Hong, Zhixing
    Fan, Xinwen
    Dong, Chen
    [J]. PROCEEDINGS OF 2020 IEEE INTERNATIONAL CONFERENCE ON ARTIFICIAL INTELLIGENCE AND INFORMATION SYSTEMS (ICAIIS), 2020, : 591 - 595
  • [10] Modern floorplanning with abutment and fixed-outline constraints
    Lin, CT
    Chen, DS
    Wang, W
    Ho, HH
    [J]. 2005 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), VOLS 1-6, CONFERENCE PROCEEDINGS, 2005, : 6214 - 6217