共 50 条
- [1] Energy conscious simultaneous voltage scaling and on-chip communication bus synthesis [J]. IFIP VLSI-SOC 2006: IFIP WG 10.5 INTERNATIONAL CONFERENCE ON VERY LARGE SCALE INTEGRATION & SYSTEM-ON-CHIP, 2006, : 296 - +
- [2] Efficient adaptive voltage scaling system through on-chip critical path emulation [J]. ISLPED '04: PROCEEDINGS OF THE 2004 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, 2004, : 375 - 380
- [3] Energy efficient MPSoC on-chip communication bus synthesis using voltage scaling technique [J]. 2006 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-11, PROCEEDINGS, 2006, : 1735 - +
- [4] Adaptive low/high voltage swing CMOS driver for on-chip interconnects [J]. 2007 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-11, 2007, : 881 - +
- [6] Latency Criticality Aware On-Chip Communication [J]. DATE: 2009 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION, VOLS 1-3, 2009, : 1052 - +
- [7] Scaling Optical Communication for On-Chip Interconnect [J]. 2018 19TH INTERNATIONAL CONFERENCE ON ELECTRONIC PACKAGING TECHNOLOGY (ICEPT), 2018, : 1178 - 1183
- [9] Statistical on-chip communication bus synthesis and voltage scaling under timing yield constraint [J]. 43RD DESIGN AUTOMATION CONFERENCE, PROCEEDINGS 2006, 2006, : 663 - +
- [10] Effectiveness of Adaptive Supply Voltage and Body Bias as Post-Silicon Variability Compensation Techniques for Full-Swing and Low-Swing On-Chip Communication Channels [J]. DATE: 2009 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION, VOLS 1-3, 2009, : 1404 - +