共 50 条
- [34] Improved Lagrangian Relaxation-based Gate Size and VT Assignment for Very Large Circuits 2017 1ST IEEE CONFERENCE ON PHD RESEARCH IN MICROELECTRONICS AND ELECTRONICS LATIN AMERICA (PRIME-LA), 2017, : 37 - 40
- [35] Lagrangian Relaxation for Gate Implementation Selection ISPD 11: PROCEEDINGS OF THE 2011 ACM/SIGDA INTERNATIONAL SYMPOSIUM ON PHYSICAL DESIGN, 2011, : 167 - 174
- [38] Gate sizing by Lagrangian relaxation revisited IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN DIGEST OF TECHNICAL PAPERS, VOLS 1 AND 2, 2007, : 111 - 118
- [40] Distributed Lagrangian Relaxation Protocol for the Over-constrained Generalized Mutual Assignment Problem AGENTS IN PRINCIPLE, AGENTS IN PRACTICE, 2011, 7047 : 174 - 186