Mixed-signal fault equivalence: search and evaluation

被引：3
|
作者：
Guerreiro, Nuno [1 ]
Santos, Marcelino [1 ]
机构：
[1] TUL, IST, INESC ID, Lisbon, Portugal
来源：
2011 20TH ASIAN TEST SYMPOSIUM (ATS) | 2011年
关键词：
test; fault model; fault equivalence; analog; mixed-signal;
D O I：
10.1109/ATS.2011.19
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
The aim of this paper is to reduce the fault simulation effort required for the evaluation of test effectiveness in mixed-signal circuits. Exhaustive simulation of basic analog and mixed-signal structures in the presence of individual faults is used to identify potentially equivalent faults. Fault equivalence is finally evaluated based on the simulation of all faults in a case study - a DCDC (switched buck converter). The number of transistor stuck-on and stuck-off faults that need to be simulated is reduced to 31% in the structures already processed by the proposed methodology. This approach is a significant contribution to make mixed-signal fault simulation possible as part of the production test preparation.
引用
收藏
页码：377 / 382
页数：6
相关论文
共 50 条
  • [21] Mixed-signal design
    Computer Design, 1991, 30 (15):
  • [22] Mixed-signal design
    Ohr, Stephan
    Computer Design, 1994, 34 (01):
  • [23] Mixed-signal design
    Computer Design, 1991, 30 (13):
  • [24] Mixed-signal design
    Ohr, Stephan
    Computer Design, 1995, 34 (07):
  • [25] Mixed-signal design
    Ohr, Stephan
    Computer Design, 1995, 34 (02):
  • [26] Mixed-signal design
    Comput Des, 8 (134):
  • [27] Mixed-signal design
    Ohr, Stephan
    Computer Design, 1992, 31 (09):
  • [28] Mixed-signal design
    Ohr, Stephan
    Computer Design, 1992, 31 (12):
  • [29] Mixed-signal design
    Ohr, Stephan
    Computer Design, 1995, 34 (05):
  • [30] Mixed-signal technology
    Hutcheson, G.Dan
    Electronic Systems Technology and Design/Computer Design's, 1991, 30 (08): : 23 - 25
12345